High-performance divider using redundant binary representation

被引：0

作者：

Wang, G ^{[1
]}

Ozaydin, M ^{[1
]}

Tull, M ^{[1
]}

机构：

[1] Univ Oklahoma, Sch Elect & Comp Engn, Norman, OK 73019 USA

来源：

2002 45TH MIDWEST SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOL I, CONFERENCE PROCEEDINGS | 2002年

关键词：

D O I：

暂无

中图分类号：

TP18 [人工智能理论];

学科分类号：

081104 ; 0812 ; 0835 ; 1405 ;

摘要：

A high-performance iterative quadratic convergence fixed-point, real and complex number, divider circuit using a previously developed redundant binary inner-product processor core is presented The intermediate quotient coefficients are kept in Redundant Binary (RB) form without converting back to normal binary numbers. A unified multiplier using redundant binary representation for both signed and unsigned numbers is investigated Goldschmidt and Newton-Raphson division methods are compared and the mathematical equivalence of these two methods is provided

引用

页码：471 / 474

页数：4

共 50 条

[1] HIGH-SPEED MOS MULTIPLIER AND DIVIDER USING REDUNDANT BINARY REPRESENTATION AND THEIR IMPLEMENTATION IN A MICROPROCESSOR
KUNINOBU, S
NISHIYAMA, T
TANIGUCHI, T
IEICE TRANSACTIONS ON ELECTRONICS, 1993, E76C (03) : 436 - 445
[2] A High-Performance and Low-Cost Montgomery Modular Multiplication Based on Redundant Binary Representation
Li, Bing
Wang, Jinlei
Ding, Guocheng
Fu, Haisheng
Lei, Bingjie
Yang, Haitao
Bi, Jiangang
Lei, Shaochong
IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS II-EXPRESS BRIEFS, 2021, 68 (07) : 2660 - 2664
[3] High Performance Redundant Binary Multiplier
Bawaskar, Ashish A.
Alagdeve, Vilas
Keote, Rashmi
2016 INTERNATIONAL CONFERENCE ON COMMUNICATION AND SIGNAL PROCESSING (ICCSP), VOL. 1, 2016, : 1277 - 1281
[4] A HIGH-PERFORMANCE CMOS REDUNDANT BINARY MULTIPLICATION-AND-ACCUMULATION (MAC) UNIT
HUANG, XP
LIU, WJ
WEI, BWY
IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS I-FUNDAMENTAL THEORY AND APPLICATIONS, 1994, 41 (01): : 33 - 39
[5] High-performance two's complement divider
Bashagha, A. E.
AEU-INTERNATIONAL JOURNAL OF ELECTRONICS AND COMMUNICATIONS, 2007, 61 (10) : 689 - 699
[6] A floating-point divider using redundant binary circuits and an asynchronous clock scheme
Suzuki, H
Makino, H
Mashiko, K
Hamano, H
INTERNATIONAL CONFERENCE ON COMPUTER DESIGN - VLSI IN COMPUTERS AND PROCESSORS, PROCEEDINGS, 1997, : 685 - 689
[7] A floating-point divider using redundant binary circuits and an asynchronous clock scheme
Suzuki, H
Makino, H
Mashiko, K
IEICE TRANSACTIONS ON ELECTRONICS, 1999, E82C (01) : 105 - 110
[8] SQUARE ROOT HARDWARE ALGORITHM USING REDUNDANT BINARY REPRESENTATION.
Takagi, Naofumi
Yajima, Shuzo
1600, (17):
[9] High-Performance Inertial Measurements Using a Redundant Array of Inexpensive Gyroscopes (RAIG)
Wang, John
Olson, Edwin
2015 IEEE INTERNATIONAL CONFERENCE ON MULTISENSOR FUSION AND INTEGRATION FOR INTELLIGENT SYSTEMS (MFI), 2015, : 71 - 76
[10] Realization of a Compact and High-Performance Power Divider Using Parallel RC Isolation Network
Lin, Yo-Sheng
Lan, Kai-Siang
IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS II-EXPRESS BRIEFS, 2021, 68 (04) : 1368 - 1372

← 1 2 3 4 5 →