New failure mode induced by electric current in flip chip solder joint

被引:0
|
作者
Lin, YH [1 ]
Hu, UC [1 ]
Tsai, J [1 ]
Kao, CR [1 ]
机构
[1] Natl Cent Univ, Dept Chem & Mat Engn, Taoyuan 320, Taiwan
来源
PROCEEDINGS OF THE 4TH INTERNATIONAL SYMPOSIUM ON ELECTRONIC MATERIALS AND PACKAGING | 2002年
关键词
flip chip; eutectic Sn-Pb; current density; Cu dissolution;
D O I
10.1109/EMAP.2002.1188846
中图分类号
T [工业技术];
学科分类号
08 ;
摘要
The effect of electric current on the failure mechanism flip chip solder joints was studied. The solder used was Pb-Sn eutectic, and the joints had a diameter of 100 mu m. The soldering pad on the chip-side had a Cu metallurgy, and that on the board-side had an Au/Ni/Cu metallurgy. The flip chip packages were placed in an oven set at 100 degreesC, with 2x10(4) A/cm(2) electric current passing through some of the joints in the packages. The rest of the solder joints, which were in the same package but without current passing through, were used as control. During current stressing, the chip surface temperature reached 157degreesC due to joule heating. A new failure mode induced by the electric cur-rent was found. The joints failed by very extensive Cu dissolution on the chip-side. Not only part of the Cu soldering pad was dissolved, but also part of the internal Cu conducting trace within the chip. The dissolved region was back-filled with solder. Large amount of Cu6Sn5 intermetallic was present inside the solder joint. The source of Cu in Cu6Sn5 was from the dissolved Cu pad and trace. The site of failure was at the conducting trace that had been back-filled with solder, where a much greater current density was present due to a smaller cross-section.
引用
收藏
页码:253 / 258
页数:6
相关论文
共 50 条
  • [31] Local melting induced by electromigration in flip-chip solder joints
    Tsai, C. M.
    Lin, Y. L.
    Tsai, J. Y.
    Lai, Yi-Shao
    Kao, C. R.
    JOURNAL OF ELECTRONIC MATERIALS, 2006, 35 (05) : 1005 - 1009
  • [32] Design of Solder Joint Structure for Flip Chip Package with an Optimized Shear Test Method
    Jong-Woong Kim
    Seung-Boo Jung
    Journal of Electronic Materials, 2007, 36 : 690 - 696
  • [33] Study of influential parameters for Lead-Free Flip chip solder joint cracking
    Ayari-Kanoun, A.
    Oberson, V.
    Paquin, I.
    Fortin, C.
    Fontaine, R.
    Danovitch, D.
    Drouin, D.
    2013 EUROPEAN MICROELECTRONICS PACKAGING CONFERENCE (EMPC), 2013,
  • [34] Evaluation of solder joint reliability in flip-chip packages during accelerated testing
    Kim, JW
    Kim, DG
    Hong, WS
    Jung, SB
    JOURNAL OF ELECTRONIC MATERIALS, 2005, 34 (12) : 1550 - 1557
  • [35] Investigation on flip chip solder joint fatigue with cure-dependent underfill properties
    Yang, DG
    Zhang, GQ
    Ernst, LJ
    van't Hof, C
    Caers, JFJM
    Bressers, HJL
    Janssen, JHJ
    IEEE TRANSACTIONS ON COMPONENTS AND PACKAGING TECHNOLOGIES, 2003, 26 (02): : 388 - 398
  • [36] Evaluation of solder joint reliability in flip chip package under thermal shock test
    Kim, DG
    Kim, JW
    Jung, SB
    THIN SOLID FILMS, 2006, 504 (1-2) : 426 - 430
  • [37] Evaluation of solder joint reliability in flip-chip packages during accelerated testing
    Jong-Woong Kim
    Dae-Gon Kim
    Won Sik Hong
    Seung-Boo Jung
    Journal of Electronic Materials, 2005, 34 : 1550 - 1557
  • [38] Design of solder joint structure for flip chip package with an optimized shear test method
    Kim, Jong-Woong
    Jung, Seung-Boo
    JOURNAL OF ELECTRONIC MATERIALS, 2007, 36 (06) : 690 - 696
  • [39] A novel approach for flip chip solder joint inspection based on pulsed phase thermography
    Lu, Xiangning
    Liao, Guanglan
    Zha, Zheyu
    Xia, Qi
    Shi, Tielin
    NDT & E INTERNATIONAL, 2011, 44 (06) : 484 - 489
  • [40] Electromigration in Sn3.0Ag0.5Cu flip chip solder joint
    Lu Yu-Dong
    He Xiao-Qi
    En Yun-Fei
    Wang Xin
    Zhuang Zhi-Qiang
    ACTA PHYSICA SINICA, 2009, 58 (03) : 1942 - 1947