Line edge roughness impact on critical dimension variation

被引:34
作者
Ma, Yuansheng [1 ]
Levinson, Harry J. [1 ]
Wallow, Thomas [1 ]
机构
[1] Adv Micro Devices Inc, One AMD Place, Sunnyvale, CA 94088 USA
来源
METROLOGY, INSPECTION, AND PROCESS CONTROL FOR MICROLITHOGRAPHY XXI, PTS 1-3 | 2007年 / 6518卷
关键词
CD variation; power spectral density (PSD); line edge roughness (LER); correlation length; fractal dimension;
D O I
10.1117/12.712388
中图分类号
TH7 [仪器、仪表];
学科分类号
0804 ; 080401 ; 081102 ;
摘要
Critical Dimension (CD) uniformity control across wafer becomes more and more statistically limited with the continuous aggressive scaling of transistor gate. In the limit due to line edges are self-affine, correlation length and fractal dimension are two parameters that affect the roughness contribution to a given spatial frequency in addition to the standard deviation value which is usually called line edge roughness (LER). In this paper, we will focus on the random contributions instead of systematic ones, particularly from the perspective of LER. The following issues are addressed: How these individual factors affect the CD uniformity from the statistical perspective; How to translate these factors into the processing terms; and finally how to balance these factors to achieve the ultimate CD control goal. Our study is based on both simulation and experimental approach. On the simulation side, the line edges are generated with power spectral density (PSD) which is a function of standard deviation, correlation length and fractal dimension. The dependence of CD uniformity on these factors can be extracted from tens of thousands of simulated edges. We found out that the relationship between the CD variation and the correlation length becomes logarithmic when the gate width is scaled to a degree comparable to the correlation length. On the experimental side, by analyzing the Scanning Electron Microscopy (SEM) images from pre- and post-etching patterns, the process-related implications of these factors on the CD uniformity can be derived. Finally by combining the modeling and experimental data, we will discuss how to trade off these parameters to control the CD variations.
引用
收藏
页数:12
相关论文
共 11 条
  • [1] Intrinsic parameter fluctuations in decananometer MOSFETs introduced by gate line edge roughness
    Asenov, A
    Kaya, S
    Brown, AR
    [J]. IEEE TRANSACTIONS ON ELECTRON DEVICES, 2003, 50 (05) : 1254 - 1260
  • [2] Impact of intrinsic parameter fluctuations in decanano MOSFETs on yield and functionality of SRAM cells
    Cheng, B
    Roy, S
    Roy, G
    Adamu-Lema, F
    Asenov, A
    [J]. SOLID-STATE ELECTRONICS, 2005, 49 (05) : 740 - 746
  • [3] Line edge roughness and critical dimension variation: Fractal characterization and comparison using model functions
    Constantoudis, V
    Patsis, GP
    Leunissen, LHA
    Gogolides, E
    [J]. JOURNAL OF VACUUM SCIENCE & TECHNOLOGY B, 2004, 22 (04): : 1974 - 1981
  • [4] An experimentally validated analytical model for gate line-edge roughness (LER) effects on technology scaling
    Díaz, CH
    Tao, HJ
    Ku, YC
    Yen, A
    Young, K
    [J]. IEEE ELECTRON DEVICE LETTERS, 2001, 22 (06) : 287 - 289
  • [5] Power spectral densities: A multiple technique study of different Si wafer surfaces
    Marx, E
    Malik, IJ
    Strausser, YE
    Bristow, T
    Poduje, N
    Stover, JC
    [J]. JOURNAL OF VACUUM SCIENCE & TECHNOLOGY B, 2002, 20 (01): : 31 - 41
  • [6] ROUGHNESS SPECTRUM AND SURFACE WIDTH OF SELF-AFFINE FRACTAL SURFACES VIA THE K-CORRELATION MODEL
    PALASANTZAS, G
    [J]. PHYSICAL REVIEW B, 1993, 48 (19): : 14472 - 14478
  • [7] Simulating the impact of pattern-dependent poly-CD variation on circuit performance
    Stine, BE
    Boning, DS
    Chung, JE
    Ciplickas, DJ
    Kibarian, JK
    [J]. IEEE TRANSACTIONS ON SEMICONDUCTOR MANUFACTURING, 1998, 11 (04) : 552 - 556
  • [8] Characterization of CD control for sub-0.18 μm lithographic patterning
    Sturtevant, J
    Allgair, J
    Fu, CC
    Green, K
    Hershey, R
    Kling, M
    Litt, L
    Lucas, K
    Roman, B
    Seligman, G
    Schippers, M
    [J]. OPTICAL MICROLITHOGRAPHY XII, PTS 1 AND 2, 1999, 3679 : 220 - 227
  • [9] Study of gate line edge roughness effects in 50 nm bulk MOSFET devices
    Xiong, SY
    Bokor, J
    Xiang, Q
    Fisher, P
    Dudley, I
    Rao, P
    [J]. METROLOGY, INSPECTION, AND PROCESS CONTROL FOR MICROLITHOGRAPHY XVI, PTS 1 & 2, 2002, 4689 : 733 - 741
  • [10] ZHAO Y, EXPT METHODS PHYS SC, V37