In search of "forever," continued transistor scaling one new material at a time

被引:112
作者
Thompson, SE [1 ]
Chau, RS
Ghani, T
Mistry, K
Tyagi, S
Bohr, MT
机构
[1] Univ Florida, Coll Engn, Gainesville, FL 32611 USA
[2] Intel Corp, Beaverton, OR 97006 USA
关键词
CMOS; metal-oxide-semiconductor field-effect transistor (MOSFET); new materials; strained silicon; very large scale integration (VLSI);
D O I
10.1109/TSM.2004.841816
中图分类号
T [工业技术];
学科分类号
08 ;
摘要
This work looks at past, present, and future material changes for the metal-oxide-semiconductor field-effect transistor (MOSFET). It is shown that conventional planar bulk MOSFET channel length scaling, which has driven the industry for the last 40 years, is slowing. To continue Moore's law, new materials and structures are required. The first major material change to extend Moore's law is the use of SiGe at the 90-nm technology generation to incorporate significant levels of strain into the Si channel for 20%-50% mobility enhancement. For the next several logic technologies, MOSFETs will improve though higher levels of uniaxial process stress. After that, new materials that address MOSFET poly-Si gate depletion, gate thickness scaling, and alternate device structures (FinFET, tri-gate, or carbon nanotube) are possible technology directions. Which of these options are implemented depends on the magnitude of the performance benefit versus manufacturing complexity and cost. Finally, for future material changes targeted toward enhanced transistor performance, there are three key points: 1) performance enhancement options need to be scalable to future technology nodes; 2) new transistor features or structures that are not additive with current enhancement concepts may not be viable, and 3) improving external resistance appears more important than new channel materials (like carbon nanotubes) since the ratio of external to channel resistance is approaching similar to1 in nanoscale planar MOSFETs.
引用
收藏
页码:26 / 36
页数:11
相关论文
共 70 条
[1]  
[Anonymous], 1975, ELECT DEVICES M
[2]  
ARGHAVANI R, IN PRESS T ELECT DEV
[3]  
ASSADERAGHI F, 2000, P IEEE INT SOI C, P6
[4]   STABILIZATION OF SILICON SURFACES BY THERMALLY GROWN OXIDES [J].
ATALLA, MM ;
TANNENBAUM, E ;
SCHEIBNER, EJ .
BELL SYSTEM TECHNICAL JOURNAL, 1959, 38 (03) :749-783
[5]   Carbon nanotube electronics [J].
Avouris, P ;
Appenzeller, J ;
Martel, R ;
Wind, SJ .
PROCEEDINGS OF THE IEEE, 2003, 91 (11) :1772-1784
[6]   A 65nm logic technology featuring 35nm gate lengths, enhanced channel strain, 8 Cu interconnect layers, low-k ILD and 0.57 μm2 SRAM cell [J].
Bai, P ;
Auth, C ;
Balakrishnan, S ;
Bost, M ;
Brain, R ;
Chikarmane, V ;
Heussner, R ;
Hussein, M ;
Hwang, J ;
Ingerly, D ;
James, R ;
Jeong, J ;
Kenyon, C ;
Lee, E ;
Lee, SH ;
Lindert, N ;
Liu, M ;
Ma, Z ;
Marieb, T ;
Murthy, A ;
Nagisetty, R ;
Natarajan, S ;
Neirynck, J ;
Ott, A ;
Parker, C ;
Sebastian, J ;
Shaheed, R ;
Sivakurnar, S ;
Steigerwald, J ;
Tyagi, S ;
Weber, C ;
Woolery, B ;
Yeoh, A ;
Zhang, K ;
Bohr, M .
IEEE INTERNATIONAL ELECTRON DEVICES MEETING 2004, TECHNICAL DIGEST, 2004, :657-660
[7]  
BALK P, 1965, ELECTROCHEM SOC SPRI
[8]   Electron transport in a model Si transistor [J].
Banoo, K ;
Lundstrom, MS .
SOLID-STATE ELECTRONICS, 2000, 44 (09) :1689-1695
[9]  
BARLAGE D, 2001, INT EL DEV M
[10]   Si/Ge nanostructures [J].
Brunner, K .
REPORTS ON PROGRESS IN PHYSICS, 2002, 65 (01) :27-72