The hardware implementation of a genetic algorithm model with FPGA

被引：3
|
作者：
Tu, L [1 ]
Zhu, MC [1 ]
Wang, JX [1 ]
机构：
[1] Shenzhen Univ, EDA Technol Ctr, Shenzhen 518060, Peoples R China
来源：
2002 IEEE INTERNATIONAL CONFERENCE ON FIELD-PROGRAMMABLE TECHNOLOGY (FPT), PROCEEDINGS | 2002年
关键词：
genetic algorithm (GA); FPGA; hardware implementation;
D O I：
10.1109/FPT.2002.1188714
中图分类号：
TP3 [计算技术、计算机技术];
学科分类号：
0812 ;
摘要：
A genetic algorithm (GA) is a robust parallel calculation method based on natural selection, which can be applied to the distributed and concentrated industry optimizing control process. The hardware function of GA operation can be implemented by FPGA. In this paper, a hardware implementation method of GA based on FPGA is presented. The results of this research can be applied to the study and implementation of evolvable hardware (EHW).
引用
收藏
页码：374 / 377
页数：4
相关论文
共 50 条
  • [41] An associative memory-based learning model with an efficient hardware implementation in FPGA
    Ahmadi, Ali
    Mattausch, Hans Juergen
    Abedin, M. Anwarul
    Saeidi, Mahmoud
    Koide, Tetsushi
    EXPERT SYSTEMS WITH APPLICATIONS, 2011, 38 (04) : 3499 - 3513
  • [42] Hardware implementation of neural network-based engine model using FPGA
    Saady, Marina Magdy
    Essai, Mohamed Hassan
    ALEXANDRIA ENGINEERING JOURNAL, 2022, 61 (12) : 12039 - 12050
  • [43] Reconfigurable hardware implementation of the improved triple DES based on genetic algorithm
    Wang, Li
    Wang, Youren
    Yao, Rui
    DYNAMICS OF CONTINUOUS DISCRETE AND IMPULSIVE SYSTEMS-SERIES B-APPLICATIONS & ALGORITHMS, 2007, 14 : 569 - 573
  • [44] Hardware implementation of FTC of induction machine on FPGA
    Boukadida S.
    Gdaim S.
    Mtibaa A.
    1600, University of Banja Luka, Faculty of Electrical Engineering (20): : 76 - 84
  • [45] An FPGA hardware implementation of the Rijndael block cipher
    Dhoha, Chorfi
    Ben Othman, Slim
    Ben Saoud, Slim
    IEEE DTIS: 2006 International Conference on Design & Test of Integrated Systems in Nanoscale Technology, Proceedings, 2006, : 351 - 354
  • [46] Hardware Implementation for a Hand Recognition System on FPGA
    Wang, Zhiyuan
    PROCEEDINGS OF 2015 IEEE 5TH INTERNATIONAL CONFERENCE ON ELECTRONICS INFORMATION AND EMERGENCY COMMUNICATION, 2015, : 34 - 38
  • [47] Design and Implementation of Hardware Firewall using FPGA
    Keni, Swati Maloji
    Mande, Sudhakar
    2018 3RD INTERNATIONAL CONFERENCE FOR CONVERGENCE IN TECHNOLOGY (I2CT), 2018,
  • [48] Hardware Accelerator Implementation on FPGA for Video Processing
    Wong, Kenneth Part Kong
    Yap, VooiVoon
    Teh, Peh Chiong
    2013 IEEE CONFERENCE ON OPEN SYSTEMS (ICOS), 2013, : 47 - 51
  • [49] Optimization for Efficient Hardware Implementation of CNN on FPGA
    Farrukh, Fasih Ud Din
    Xie, Tuo
    Zhang, Chun
    Wang, Zhihua
    PROCEEDINGS OF 2018 IEEE INTERNATIONAL CONFERENCE ON INTEGRATED CIRCUITS, TECHNOLOGIES AND APPLICATIONS (ICTA 2018), 2018, : 88 - 89
  • [50] Hardware Implementation of a control program in FPGA structures
    Mocha, Jan
    Kania, Dariusz
    PRZEGLAD ELEKTROTECHNICZNY, 2012, 88 (12A): : 95 - 100
12345