The hardware implementation of a genetic algorithm model with FPGA

被引：3
|
作者：
Tu, L [1 ]
Zhu, MC [1 ]
Wang, JX [1 ]
机构：
[1] Shenzhen Univ, EDA Technol Ctr, Shenzhen 518060, Peoples R China
来源：
2002 IEEE INTERNATIONAL CONFERENCE ON FIELD-PROGRAMMABLE TECHNOLOGY (FPT), PROCEEDINGS | 2002年
关键词：
genetic algorithm (GA); FPGA; hardware implementation;
D O I：
10.1109/FPT.2002.1188714
中图分类号：
TP3 [计算技术、计算机技术];
学科分类号：
0812 ;
摘要：
A genetic algorithm (GA) is a robust parallel calculation method based on natural selection, which can be applied to the distributed and concentrated industry optimizing control process. The hardware function of GA operation can be implemented by FPGA. In this paper, a hardware implementation method of GA based on FPGA is presented. The results of this research can be applied to the study and implementation of evolvable hardware (EHW).
引用
收藏
页码：374 / 377
页数：4
相关论文
共 50 条
  • [31] FPGA Implementation of Crossover Module of Genetic Algorithm
    Attarmoghaddam, Narges
    Li, Kin Fun
    Kanan, Awos
    INFORMATION, 2019, 10 (06):
  • [32] FPGA implementation of a cellular compact genetic algorithm
    Jewajinda, Yutana
    Chongstitvatana, Prabhas
    PROCEEDINGS OF THE 2008 NASA/ESA CONFERENCE ON ADAPTIVE HARDWARE AND SYSTEMS, 2008, : 385 - +
  • [33] A PIPELINED BASED FPGA IMPLEMENTATION OF A GENETIC ALGORITHM
    Thirer, Nonel
    ECTA 2011/FCTA 2011: PROCEEDINGS OF THE INTERNATIONAL CONFERENCE ON EVOLUTIONARY COMPUTATION THEORY AND APPLICATIONS AND INTERNATIONAL CONFERENCE ON FUZZY COMPUTATION THEORY AND APPLICATIONS, 2011, : 343 - 345
  • [34] A Pipelined FPGA Implementation of an Encryption Algorithm based on Genetic Algorithm
    Thirer, Nonel
    MACHINE INTELLIGENCE AND BIO-INSPIRED COMPUTATION: THEORY AND APPLICATIONS VII, 2013, 8751
  • [35] FPGA Hardware Implementation of DOA Estimation Algorithm Employing LU Decomposition
    Hussain, Ahmed A.
    Tayem, Nizar
    Butt, Muhammad Omair
    Soliman, Abdel-Hamid
    Alhamed, Abdulrahman
    Alshebeili, Saleh
    IEEE ACCESS, 2018, 6 : 17666 - 17680
  • [36] Hardware Implementation of Math Module based on CORDIC Algorithm using FPGA
    Ibrahim, Muhammad Nasir
    Tack, Chen Kean
    Idroas, Mariani
    Bilmas, Siti Noormaya
    Yahya, Zuraimi
    2013 19TH IEEE INTERNATIONAL CONFERENCE ON PARALLEL AND DISTRIBUTED SYSTEMS (ICPADS 2013), 2013, : 628 - 632
  • [37] A Hardware Oriented Approximate Convex Hull Algorithm and its FPGA Implementation
    Mori, Tatsuma
    Manabe, Taito
    Shibata, Yuichiro
    IEICE TRANSACTIONS ON FUNDAMENTALS OF ELECTRONICS COMMUNICATIONS AND COMPUTER SCIENCES, 2022, E105A (03) : 459 - 467
  • [38] FPGA Based Hardware Implementation of AES Rijndael Algorithm for Encryption and Decryption
    Srinivas, N. S. Sai
    Akramuddin, Md.
    2016 INTERNATIONAL CONFERENCE ON ELECTRICAL, ELECTRONICS, AND OPTIMIZATION TECHNIQUES (ICEEOT), 2016, : 1769 - 1776
  • [39] FPGA implementation of hardware voter
    Krstic, MD
    Stojcev, MK
    TELSIKS 2001, VOL 1 & 2, PROCEEDINGS, 2001, : 401 - 404
  • [40] Reconfigurable hardware implementation of K-nearest neighbor algorithm on FPGA
    Yacoub, Mohammed H.
    Ismail, Samar M.
    Said, Lobna A.
    Madian, Ahmed H.
    Radwan, Ahmed G.
    AEU-INTERNATIONAL JOURNAL OF ELECTRONICS AND COMMUNICATIONS, 2024, 173
12345