The hardware implementation of a genetic algorithm model with FPGA

被引：3
|
作者：
Tu, L [1 ]
Zhu, MC [1 ]
Wang, JX [1 ]
机构：
[1] Shenzhen Univ, EDA Technol Ctr, Shenzhen 518060, Peoples R China
来源：
2002 IEEE INTERNATIONAL CONFERENCE ON FIELD-PROGRAMMABLE TECHNOLOGY (FPT), PROCEEDINGS | 2002年
关键词：
genetic algorithm (GA); FPGA; hardware implementation;
D O I：
10.1109/FPT.2002.1188714
中图分类号：
TP3 [计算技术、计算机技术];
学科分类号：
0812 ;
摘要：
A genetic algorithm (GA) is a robust parallel calculation method based on natural selection, which can be applied to the distributed and concentrated industry optimizing control process. The hardware function of GA operation can be implemented by FPGA. In this paper, a hardware implementation method of GA based on FPGA is presented. The results of this research can be applied to the study and implementation of evolvable hardware (EHW).
引用
收藏
页码：374 / 377
页数：4
相关论文
共 50 条
  • [31] Implementation of an Embedded Hardware of FVRS on FPGA
    Jadhav, Mrunali
    Nerkar, Priva M.
    2015 IEEE INTERNATIONAL CONFERENCE ON INFORMATION PROCESSING (ICIP), 2015, : 48 - 53
  • [32] Implementation of Parametric Hardware Trojan in FPGA
    Yang, Yipei
    Ye, Jing
    Li, Xiaowei
    Han, Yinhe
    Li, Huawei
    Hu, Yu
    2019 IEEE INTERNATIONAL TEST CONFERENCE IN ASIA (ITC-ASIA 2019), 2019, : 37 - 42
  • [33] High-Performance Parallel Implementation of Genetic Algorithm on FPGA
    Matheus F. Torquato
    Marcelo A. C. Fernandes
    Circuits, Systems, and Signal Processing, 2019, 38 : 4014 - 4039
  • [34] An efficient implementation of GLCM algorithm in FPGA
    Ben Atitallah, M. A.
    Kachouri, R.
    Kammoun, M.
    Mnif, H.
    2018 INTERNATIONAL CONFERENCE ON INTERNET OF THINGS, EMBEDDED SYSTEMS AND COMMUNICATIONS (IINTEC), 2018, : 147 - 152
  • [35] FPGA Implementation of Parallel Particle Swarm Optimization Algorithm and Compared with Genetic Algorithm
    Ben Ameur, Mohamed Sadek
    Sakly, Anis
    INTERNATIONAL JOURNAL OF ADVANCED COMPUTER SCIENCE AND APPLICATIONS, 2016, 7 (08) : 57 - 64
  • [36] Hardware Architecture and FPGA Implementation of a Parallel Elitism-based Compact Genetic Algorihm
    Jewajinda, Yutana
    Chongstitvatana, Prabhas
    TENCON 2009 - 2009 IEEE REGION 10 CONFERENCE, VOLS 1-4, 2009, : 1606 - +
  • [37] Hardware implementation of digital image skeletonization algorithm using FPGA for computer vision applications
    Rao, Perumalla Srinivasa
    Yedukondalu, Kamatham
    JOURNAL OF VISUAL COMMUNICATION AND IMAGE REPRESENTATION, 2019, 59 : 140 - 149
  • [38] Hardware evolution of AES algorithm on FPGA
    Manjith, B. C.
    2019 INNOVATIONS IN POWER AND ADVANCED COMPUTING TECHNOLOGIES (I-PACT), 2019,
  • [39] Hardware implementation of new irradiance equalization algorithm for reconfigurable PV architecture on a FPGA platform
    Bouselham, L.
    Hajji, B.
    Mellit, A.
    Rabhi, A.
    Kassmi, K.
    2019 INTERNATIONAL CONFERENCE ON WIRELESS TECHNOLOGIES, EMBEDDED AND INTELLIGENT SYSTEMS (WITS), 2019,
  • [40] Implementation of a high-performance genetic algorithm processor for hardware optimization
    Kim, J
    Choi, Y
    Lee, C
    Chung, D
    IEICE TRANSACTIONS ON ELECTRONICS, 2002, E85C (01): : 195 - 203
12345