The hardware implementation of a genetic algorithm model with FPGA

被引：3
|
作者：
Tu, L [1 ]
Zhu, MC [1 ]
Wang, JX [1 ]
机构：
[1] Shenzhen Univ, EDA Technol Ctr, Shenzhen 518060, Peoples R China
来源：
2002 IEEE INTERNATIONAL CONFERENCE ON FIELD-PROGRAMMABLE TECHNOLOGY (FPT), PROCEEDINGS | 2002年
关键词：
genetic algorithm (GA); FPGA; hardware implementation;
D O I：
10.1109/FPT.2002.1188714
中图分类号：
TP3 [计算技术、计算机技术];
学科分类号：
0812 ;
摘要：
A genetic algorithm (GA) is a robust parallel calculation method based on natural selection, which can be applied to the distributed and concentrated industry optimizing control process. The hardware function of GA operation can be implemented by FPGA. In this paper, a hardware implementation method of GA based on FPGA is presented. The results of this research can be applied to the study and implementation of evolvable hardware (EHW).
引用
收藏
页码：374 / 377
页数：4
相关论文
共 50 条
  • [1] Hardware implementation of block matching algorithm with FPGA technology
    Loukil, H
    Ghozzi, F
    Samet, A
    Ben Ayed, MA
    Masmoudi, N
    16TH INTERNATIONAL CONFERENCE ON MICROELECTRONICS, PROCEEDINGS, 2004, : 542 - 546
  • [2] Hardware implementation for a genetic algorithm
    Chen, Pei-Yin
    Chen, Ren-Der
    Chang, Yu-Pin
    Shieh, Leang-San
    Malki, Heidar A.
    IEEE TRANSACTIONS ON INSTRUMENTATION AND MEASUREMENT, 2008, 57 (04) : 699 - 705
  • [3] HARDWARE IMPLEMENTATION OF SERPENT ENCRYPTION ALGORITHM ON XILINX FPGA DEVICES
    Grozea, Constantin
    Guiman, Gheorghe
    Hritcu, Daniel-Tiberius
    Radoi, Ionut
    18TH INTERNATIONAL CONFERENCE - THE KNOWLEDGE-BASED ORGANIZATION: APPLIED TECHNICAL SCIENCES AND ADVANCED MILITARY TECHNOLOGIES, CONFERENCE PROCEEDING 3, 2012, : 240 - 242
  • [4] FPGA based hardware implementation of Bat Algorithm
    Ben Ameur, Mohamed Sadok
    Sakly, Anis
    APPLIED SOFT COMPUTING, 2017, 58 : 378 - 387
  • [5] FPGA Implementation Of An Adaptive Genetic Algorithm
    Fang Mengxu
    Bin, Tang
    2015 12TH INTERNATIONAL CONFERENCE ON SERVICE SYSTEMS AND SERVICE MANAGEMENT (ICSSSM), 2015,
  • [6] AES hardware implementation in FPGA for algorithm acceleration purpose
    Gielata, Artur
    Russek, Pawel
    Wiatr, Kazimierz
    ICSES 2008 INTERNATIONAL CONFERENCE ON SIGNALS AND ELECTRONIC SYSTEMS, CONFERENCE PROCEEDINGS, 2008, : 137 - 140
  • [7] FPGA Based Implementation of a Genetic Algorithm for ARMA Model Parameters Identification
    Merabti, Hocine
    Massicotte, Daniel
    GLSVLSI'14: PROCEEDINGS OF THE 2014 GREAT LAKES SYMPOSIUM ON VLSI, 2014, : 95 - 96
  • [8] High-Performance Parallel Implementation of Genetic Algorithm on FPGA
    Torquato, Matheus F.
    Fernandes, Marcelo A. C.
    CIRCUITS SYSTEMS AND SIGNAL PROCESSING, 2019, 38 (09) : 4014 - 4039
  • [9] Parallel Hardware Architecture and FPGA Implementation of a Differential Evolution Algorithm
    Jewajinda, Yutana
    TENCON 2014 - 2014 IEEE REGION 10 CONFERENCE, 2014,
  • [10] A digital neural network FPGA direct hardware implementation algorithm
    Dinu, Andrei
    Cirstea, Marcian
    2007 IEEE INTERNATIONAL SYMPOSIUM ON INDUSTRIAL ELECTRONICS, PROCEEDINGS, VOLS 1-8, 2007, : 2307 - +
12345