Sub-100nm gate length metal gate NMOS transistors fabricated by a replacement gate process

被引：64

作者：

Chatterjee, A ^{[1
]}

Chapman, RA ^{[1
]}

Dixit, G ^{[1
]}

Kuehne, J ^{[1
]}

Hattangady, S ^{[1
]}

Yang, H ^{[1
]}

Brown, GA ^{[1
]}

Aggarwal, R ^{[1
]}

Erdogan, U ^{[1
]}

He, Q ^{[1
]}

Hanratty, M ^{[1
]}

Rogers, D ^{[1
]}

Murtaza, S ^{[1
]}

Fang, SJ ^{[1
]}

Kraft, R ^{[1
]}

Rotondaro, ALP ^{[1
]}

Hu, JC ^{[1
]}

Terry, M ^{[1
]}

Lee, W ^{[1
]}

Fernando, C ^{[1
]}

Konecni, A ^{[1
]}

Wells, G ^{[1
]}

Frystak, D ^{[1
]}

Bowen, C ^{[1
]}

Rodder, M ^{[1
]}

Chen, IC ^{[1
]}

机构：

[1] Texas Instruments Inc, Ctr Semicond Proc & Design, Dallas, TX 75265 USA

来源：

INTERNATIONAL ELECTRON DEVICES MEETING - 1997, TECHNICAL DIGEST | 1997年

关键词：

D O I：

10.1109/IEDM.1997.650507

中图分类号：

TM [电工技术]; TN [电子技术、通信技术];

学科分类号：

0808 ; 0809 ;

摘要：

A novel replacement gate design with 1.5-3 nm oxide or remote plasma nitrided oxide gate insulators for sub-100nm Al/TiN or W/TiN metal gate nMOSFETs is demonstrated. The source/drain regions are self-aligned to a poly gate which is later replaced by the metal gate. This allows the temperatures after metal gate definition to be limited to 450 degrees C. Compared to pure SiO2, the nitrided oxides provide increased capacitance with less penalty in increased gate current. A saturation transconductance (g(m)) of 1000 mS/mm is obtained for L-gale=70 nm and t(OX)=1.5 nm. Peak cutoff frequency (f(T)) of 120 GHz and a low minimum noise figure (NFmin) of 0.5 dB with associated gain of 19 dB are obtained for t(OX)=2 nm and L-gate=80 nm.

引用

页码：821 / 824

页数：4

共 50 条

[11] Full level alternating PSM for sub-100nm DRAM gate patterning
Pforr, R
Ahrens, M
Dettmann, W
Hennig, M
Koehle, R
Ludwig, B
Morgana, N
Thiele, J
OPTICAL MICROLITHOGRAPHY XVI, PTS 1-3, 2003, 5040 : 232 - 243
[12] Low damage fully self-aligned replacement gate process for fabricating deep sub-100 nm gate length GaAs metal-oxide-semiconductor field-effect transistors
Li, X.
Bentley, S.
McLelland, H.
Holland, M. C.
Zhou, H.
Thoms, S.
Macintyre, D. S.
Thayne, I. G.
JOURNAL OF VACUUM SCIENCE & TECHNOLOGY B, 2010, 28 (06): : C6L1 - C6L5
[13] FABRICATION OF SUB-100NM DUAL-GATE MODFETS WITH ENHANCED PERFORMANCE
LEE, KY
ISMAIL, K
KERN, DP
HONG, JM
MICROELECTRONIC ENGINEERING, 1991, 13 (1-4) : 377 - 380
[14] Gate leakage tolerant circuits in deep sub-100nm CMOS technologies
Kang, SM
Yang, G
Wang, ZD
MICROELECTRONICS: DESIGN, TECHNOLOGY, AND PACKAGING, 2004, 5274 : 56 - 66
[15] Sub-1.3 nm amorphous tantalum pentoxide gate dielectrics for damascene metal gate transistors
Inumiya, Seiji
Yagishita, Atsushi
Saito, Tomohiro
Hotta, Masaki
Ozawa, Yoshio
Suguro, Kyoichi
Tsunashima, Yoshitaka
Arikado, Tsunetoshi
1600, JJAP, Tokyo, Japan (39):
[16] Optimization of Sub-100nm Transistor Gate Sidewall Spacer Process for High-Performance Applications
Weng, Chun-Jen
2009 IEEE INTERNATIONAL CONFERENCE OF ELECTRON DEVICES AND SOLID-STATE CIRCUITS (EDSSC 2009), 2009, : 50 - 53
[17] Sub-1.3 nm amorphous tantalum pentoxide gate dielectrics for damascene metal gate transistors
Inumiya, S
Yagishita, A
Saito, T
Hotta, M
Ozawa, Y
Suguro, K
Tsunashima, Y
Arikado, T
JAPANESE JOURNAL OF APPLIED PHYSICS PART 1-REGULAR PAPERS SHORT NOTES & REVIEW PAPERS, 2000, 39 (4B): : 2087 - 2093
[18] LATERAL GATE BIAS EFFECTS IN RESISTIVE GATE NMOS TRANSISTORS
SCHIEKE, P
DUPLESSIS, M
COMPEL-THE INTERNATIONAL JOURNAL FOR COMPUTATION AND MATHEMATICS IN ELECTRICAL AND ELECTRONIC ENGINEERING, 1993, 12 (04) : 341 - 351
[19] COMPATIBLE NMOS, CMOS METAL GATE PROCESS
SCHNEIDER, J
ZIMMER, G
HOEFFLINGER, B
IEEE TRANSACTIONS ON ELECTRON DEVICES, 1978, 25 (07) : 832 - 836
[20] Circuit-level techniques to control gate leakage for sub-100nm CMOS
Hamzaoglu, F
Stan, MR
ISLPED'02: PROCEEDINGS OF THE 2002 INTERNATIONAL SYMPOSIUM ON LOW POWER ELECTRONICS AND DESIGN, 2002, : 60 - 63

← 1 2 3 4 5 →