共 50 条
[42]
Continuous-time delta-sigma modulator using vector filter in feedback path to reduce effect of clock jitter and excess loop delay
[J].
Analog Integrated Circuits and Signal Processing,
2013, 75
:279-286
[44]
A continuous time delta-sigma modulator with reduced clock jitter sensitivity through DSCR feedback
[J].
Analog Integrated Circuits and Signal Processing,
2013, 74
:21-31
[49]
A Fourth-Order FeedForward Continuous-Time Delta-Sigma ADC with 3MHz Bandwidth
[J].
53RD IEEE INTERNATIONAL MIDWEST SYMPOSIUM ON CIRCUITS AND SYSTEMS,
2010,
:33-36