Finite-Impulse-Response (FIR) Feedback in Continuous-Time Delta-Sigma Converters

被引:0
作者
Pavan, Shanthi [1 ]
机构
[1] Indian Inst Technol, Madras, Tamil Nadu, India
来源
2018 IEEE CUSTOM INTEGRATED CIRCUITS CONFERENCE (CICC) | 2018年
关键词
CLOCK JITTER; MODULATOR; COMPENSATION; DESIGN; ADC;
D O I
暂无
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
Finite-impulse-response (FIR) feedback was originally introduced as a way to address the problem of loop-filter nonlinearity and clock jitter in continuous-time delta-sigma modulators. It turns out that FIR feedback has other benefits it reduces the effect of the quantizer's data-dependent jitter and enables the use of chopping "for free". It is an architectural technique that combines the benefits of single-bit and multibit operation, and has proven itself to be robust and scalable, applicable to Delta Sigma data converters targeting a variety of specifications, and across process nodes. This paper reviews the key challenges encountered in the design of high performance delta-sigma data converters, and describes the role of FIR feedback in addressing these challenges. The prospect of using FIR feedback to achieve wide bandwidths is examined, and promising directions are reviewed.
引用
收藏
页数:8
相关论文
共 50 条
[41]   A second-order continuous-time delta-sigma modulator with double self noise coupling [J].
Yan, Haiyue ;
He, Lin ;
Ye, Yan ;
Lin, Fujiang .
ANALOG INTEGRATED CIRCUITS AND SIGNAL PROCESSING, 2019, 99 (02) :251-259
[42]   Continuous-time delta-sigma modulator using vector filter in feedback path to reduce effect of clock jitter and excess loop delay [J].
Yuki Kimura ;
Akira Yasuda ;
Michitaka Yoshino .
Analog Integrated Circuits and Signal Processing, 2013, 75 :279-286
[43]   Continuous-time delta-sigma modulator using vector filter in feedback path to reduce effect of clock jitter and excess loop delay [J].
Kimura, Yuki ;
Yasuda, Akira ;
Yoshino, Michitaka .
ANALOG INTEGRATED CIRCUITS AND SIGNAL PROCESSING, 2013, 75 (02) :279-286
[44]   A continuous time delta-sigma modulator with reduced clock jitter sensitivity through DSCR feedback [J].
Dejan Radjen ;
Pietro Andreani ;
Martin Anderson ;
Lars Sundström .
Analog Integrated Circuits and Signal Processing, 2013, 74 :21-31
[45]   A continuous time delta-sigma modulator with reduced clock jitter sensitivity through DSCR feedback [J].
Radjen, Dejan ;
Andreani, Pietro ;
Anderson, Martin ;
Sundstrom, Lars .
ANALOG INTEGRATED CIRCUITS AND SIGNAL PROCESSING, 2013, 74 (01) :21-31
[46]   A comprehensive analysis of the effect of finite amplifier bandwidth and excess loop delay in continuous-time sigma-delta modulators [J].
Quintanilla, L. ;
Arias, J. ;
Segundo, J. ;
Enriquez, L. ;
Hernandez-Mangas, J. M. ;
Vicente, J. .
MICROELECTRONICS JOURNAL, 2009, 40 (12) :1736-1745
[47]   Digital calibration technique based AC injection for continuous-time sigma-delta converters [J].
Zhu, Shengling ;
Chen, Lei ;
Su, Jie .
ELECTRONICS LETTERS, 2023, 59 (19)
[48]   Degradation of Alias Rejection in Continuous-Time Delta-Sigma Modulators by Weak Loop-Filter Nonlinearities [J].
Manivannan, Saravana ;
Pavan, Shanthi .
IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS I-REGULAR PAPERS, 2018, 65 (10) :3207-3215
[49]   A Fourth-Order FeedForward Continuous-Time Delta-Sigma ADC with 3MHz Bandwidth [J].
Huang, Sheng-Wen ;
Chen, Zong-Yi ;
Hung, Chung-Chih ;
Chen, Chia-Min .
53RD IEEE INTERNATIONAL MIDWEST SYMPOSIUM ON CIRCUITS AND SYSTEMS, 2010, :33-36
[50]   A continuous-time cascaded delta-sigma modulator with PMW-based automatic RC time constant tuning and correlated double sampling [J].
Li, Bing ;
Pun, Kong-Pang .
MICROELECTRONICS JOURNAL, 2013, 44 (05) :431-441