Finite-Impulse-Response (FIR) Feedback in Continuous-Time Delta-Sigma Converters

被引:0
作者
Pavan, Shanthi [1 ]
机构
[1] Indian Inst Technol, Madras, Tamil Nadu, India
来源
2018 IEEE CUSTOM INTEGRATED CIRCUITS CONFERENCE (CICC) | 2018年
关键词
CLOCK JITTER; MODULATOR; COMPENSATION; DESIGN; ADC;
D O I
暂无
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
Finite-impulse-response (FIR) feedback was originally introduced as a way to address the problem of loop-filter nonlinearity and clock jitter in continuous-time delta-sigma modulators. It turns out that FIR feedback has other benefits it reduces the effect of the quantizer's data-dependent jitter and enables the use of chopping "for free". It is an architectural technique that combines the benefits of single-bit and multibit operation, and has proven itself to be robust and scalable, applicable to Delta Sigma data converters targeting a variety of specifications, and across process nodes. This paper reviews the key challenges encountered in the design of high performance delta-sigma data converters, and describes the role of FIR feedback in addressing these challenges. The prospect of using FIR feedback to achieve wide bandwidths is examined, and promising directions are reviewed.
引用
收藏
页数:8
相关论文
共 50 条
[31]   Linearity Enhancement of VCO-Based Continuous-Time Delta-Sigma ADCs Using Digital Feedback Residue Quantization [J].
Choi, Moo-Yeol ;
Kong, Bai-Sun .
ELECTRONICS, 2021, 10 (22)
[32]   What Architecture Should I Choose for my Continuous-Time Delta-Sigma Modulator? [J].
Pavan, Shanthi ;
Baskaran, Siddharth .
2018 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS (ISCAS), 2018,
[33]   Continuous-Time Delta-Sigma Modulators: Tutorial Overview, Design Guide, and State-of-the-Art Survey [J].
Dosho, Shiro .
IEICE TRANSACTIONS ON ELECTRONICS, 2012, E95C (06) :978-998
[34]   Analysis of Chopped Integrators, and Its Application to Continuous-Time Delta-Sigma Modulator Design [J].
Pavan, Shanthi .
IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS I-REGULAR PAPERS, 2017, 64 (08) :1953-1965
[35]   Unified Analysis, Modeling, and Simulation of Chopping Artifacts in Continuous-Time Delta-Sigma Modulators [J].
Theertham, Raviteja ;
Pavan, Shanthi .
IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS I-REGULAR PAPERS, 2019, 66 (08) :2831-2842
[36]   An Extremely Linear Multi-Level DAC for Continuous-Time Delta-Sigma Modulators [J].
Zhang, Yang ;
He, Xiaoyong ;
Pun, Kong-Pang .
IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS II-EXPRESS BRIEFS, 2019, 66 (03) :367-371
[37]   Power Reduction in Continuous-Time Delta-Sigma Modulators Using the Assisted Opamp Technique [J].
Pavan, Shanthi ;
Sankar, Prabu .
IEEE JOURNAL OF SOLID-STATE CIRCUITS, 2010, 45 (07) :1365-1379
[38]   Analysis and Design of a 16-bit Continuous-Time Incremental Delta-Sigma ADC [J].
Lu, Zhaonan ;
Zhao, Menglian ;
Tan, Zhichao .
IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS I-REGULAR PAPERS, 2025,
[39]   A 0.5-V 81.2 dB SNDR audio-band continuous-time Delta-Sigma modulator with SCR feedback [J].
Chen, Yan ;
Pun, Kong-Pang ;
Kinget, Peter .
ANALOG INTEGRATED CIRCUITS AND SIGNAL PROCESSING, 2011, 67 (03) :285-292
[40]   Compensation method of the excess loop delay in continuous-time delta-sigma analog-to-digital converters based on model matching approach [J].
Guo, Jia ;
Magana, Mario E. .
IET CIRCUITS DEVICES & SYSTEMS, 2016, 10 (01) :29-36