Low power current-mode binary-tree asynchronous Min/Max circuit

被引:20
作者
Dlugosz, Rafal [1 ]
Talaska, Tomasz [2 ]
机构
[1] Swiss Fed Inst Technol Lausanne, Inst Microtechnol, CH-2000 Neuchatel, Switzerland
[2] Univ Technol & Life Sci, Fac Telecommun & Elect Engn, PL-85796 Bydgoszcz, Poland
关键词
Min/Max circuits; Current-mode; Asynchronous circuits; Parallel data processing; Kohonen neural networks; Nonlinear filters; TAKE-ALL CIRCUIT; HIGH-SPEED; MISMATCH; NETWORK;
D O I
10.1016/j.mejo.2009.12.009
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
A novel, current-mode, binary-tree, asynchronous Min/Max circuit for application in nonlinear filters as well as in analog artificial neural networks is proposed. The relatively high precision above 99% can be achieved by eliminating the copying of the input signals from one layer to the other in the tree. In the proposed solution, the input signals are always directly copied to particular layers using separate signal paths. This makes the precision almost independent on the number of the layers i.e. the number of the inputs. The circuit is a flexible solution. The power dissipation, as well as data rate can be scaled up and down in a wide range. For an average value of the input currents of 20 mu A and data rate of 11 MHz the circuit dissipates 505 mu W, while for the signals of 200 nA and data rate of 500 kHz the power dissipation is reduced to 1 mu W. The prototype circuit with four inputs, realized in the CMOS 0.18 mu m technology, occupies the area of 1800 mu m(2). (c) 2009 Elsevier Ltd. All rights reserved,
引用
收藏
页码:64 / 73
页数:10
相关论文
共 33 条
[1]   A variable control system for wireless body sensor network [J].
Chen, Shih-Lun ;
Lee, Ho-Yin ;
Chu, Yu-Wen ;
Chen, Chiung-An ;
Lin, Chin-Chun ;
Luo, Ching-Hsing .
PROCEEDINGS OF 2008 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOLS 1-10, 2008, :2034-2037
[2]   A HIGH-PRECISION VLSI WINNER-TAKE-ALL CIRCUIT FOR SELF-ORGANIZING NEURAL NETWORKS [J].
CHOI, J ;
SHEU, BJ .
IEEE JOURNAL OF SOLID-STATE CIRCUITS, 1993, 28 (05) :576-584
[3]  
CONTI M, 1997, IEEE INT C MICR TEST, V10, P173
[4]   An easy-to-use mismatch model for the MOS transistor [J].
Croon, JA ;
Rosmeulen, M ;
Decoutere, S ;
Sansen, W ;
Maes, HE .
IEEE JOURNAL OF SOLID-STATE CIRCUITS, 2002, 37 (08) :1056-1064
[5]   A CMOS analog winner-take-all network for large-scale applications [J].
Demosthenous, A ;
Smedley, S ;
Taylor, J .
IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS I-FUNDAMENTAL THEORY AND APPLICATIONS, 1998, 45 (03) :300-304
[6]   A new model for the current factor mismatch in the MOS transistor [J].
Difrenza, R ;
Llinares, P ;
Ghibaudo, G .
SOLID-STATE ELECTRONICS, 2003, 47 (07) :1167-1171
[7]  
DIFRENZA R, 2001, ESSDERC, P299
[8]  
Dlugosz R., 2006, International Conference on Signals and Electronic Systems. Conference Proceedings, P441
[9]  
DLUGOSZ R, VLSI DES J, V2007
[10]   High-speed and high-precision current winner-take-all circuit [J].
Fish, A ;
Milrud, V ;
Yadid-Pecht, O .
IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS II-EXPRESS BRIEFS, 2005, 52 (03) :131-135