Thermal cycling reliability of SnAgCu and SnPb solder joints: A comparison for several IC-packages

被引:90
作者
Vandevelde, Bart [1 ]
Gonzalez, Mario [1 ]
Limaye, Paresh [1 ]
Ratchev, Petar [1 ]
Beyne, Eric [1 ]
机构
[1] IMEC, B-3001 Louvain, Belgium
关键词
D O I
10.1016/j.microrel.2006.09.034
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
This paper deals with a comparison study between SnPb and SnAgCu solder joint reliability. The comparison is based on non-linear finite element modelling. Three packages have been selected: silicon CSP, underfilled flip chip and QFN package. Also the effect of thermal cycling conditions has been investigated. Comparing the induced inelastic strains in the solder joint, the lead-free SnAgCu generally scores better thanks to the lower creep strain rate. On the other hand for the CSP and flip chip package, SnAgCu scores worse for the more extreme loading conditions when the inelastic dissipated energy density is selected as dam-Age parameter. The main reason is that due to the lower creep strain rate, the stresses become higher for SnAgCu resulting in higher hysteresis loops with more dissipated energy per cycle. For the QFN package, SnAgCu scores much better. (c) 2006 Elsevier Ltd. All rights reserved.
引用
收藏
页码:259 / 265
页数:7
相关论文
共 11 条
  • [1] BARTELO J, 2001, P IPC SMEMA COUNC AP
  • [2] CHALCO P, 2001, P INT PACK 01 PAC RI
  • [3] Modeling and characterization of the polymer stud grid array (PSGA) package: Electrical, thermal and thermo-mechanical qualification
    Chandrasekhar, A
    Vandevelde, B
    Driessens, E
    Beyne, E
    De Raedt, W
    Pieters, P
    Nauwelaers, B
    Van Puymbroeck, J
    [J]. IEEE TRANSACTIONS ON ELECTRONICS PACKAGING MANUFACTURING, 2003, 26 (01): : 54 - 67
  • [4] CONSTITUTIVE RELATIONS FOR TIN-BASED SOLDER JOINTS
    DARVEAUX, R
    BANERJI, K
    [J]. IEEE TRANSACTIONS ON COMPONENTS HYBRIDS AND MANUFACTURING TECHNOLOGY, 1992, 15 (06): : 1013 - 1024
  • [5] ENGELMAIER W, 2003, GLOBAL SMT PACKA NOV
  • [6] Creep analysis of wafer level chip scale package (WLCSP) with 96.5Sn-3.5Ag and 100In lead-free solder joints and microvia build-up printed circuit board
    Lau, JH
    Pan, SH
    Chang, C
    [J]. JOURNAL OF ELECTRONIC PACKAGING, 2002, 124 (02) : 69 - 76
  • [7] RATCHEV P, 2004, IEEE T DEV MAT RELIA, V4
  • [8] SCHUBERT A, 2003, FATIGUE LIFE MODELS, P603
  • [9] Solder parameter sensitivity for CSP life-time prediction using simulation-based optimization method
    Vandevelde, B
    Beyne, E
    Zhang, K
    Caers, J
    [J]. 51ST ELECTRONIC COMPONENTS & TECHNOLOGY CONFERENCE, 2001, : 281 - 287
  • [10] VANDEVELDE B, 2002, P 3 EUR C PAR FRANC, P86