Technique research of event-based timing system

被引:1
作者
Liu, Zhi [1 ,2 ]
Lei, Ge [2 ]
Xu, Guang-Lei [2 ]
机构
[1] Univ Chinese Acad Sci, Beijing 100049, Peoples R China
[2] Chinese Acad Sci, Inst High Energy Phys, Beijing 100049, Peoples R China
关键词
Timing system; Synchronization; GTX transceiver;
D O I
10.1007/s41605-019-0147-6
中图分类号
TL [原子能技术]; O571 [原子核物理学];
学科分类号
0827 ; 082701 ;
摘要
Background The timing system of BEPC-II is established based on event generator and event receiver (EVR) modules from the Micro-Research Finland. Though it works smoothly, there are some downsides; for example, the output pulses cannot be adjusted in picosecond accuracy in EVRs, and additional hardware modules besides EVR had to be developed to generate the revolution frequency of synchrotron radiation ring of BEPC-II. Purpose The purpose is to research the technique details of event timing system and to develop hardware modules by ourselves using FPGA, based on which further improvement in BEPC-II timing system can be made. Results The homemade hardware cards have run successfully and generated synchronous trigger pulses and clocks. The jitter is under 15 ps.
引用
收藏
页码:1 / 9
页数:9
相关论文
共 6 条
  • [1] Fixed-Latency, Multi-Gigabit Serial Links With Xilinx FPGAs
    Giordano, Raffaele
    Aloisio, Alberto
    [J]. IEEE TRANSACTIONS ON NUCLEAR SCIENCE, 2011, 58 (01) : 194 - 201
  • [2] Konorov I., 2009, IEEE NUCL SCI S NSS
  • [3] Pietarinen J, 2000, EVENT SYSTEM
  • [4] Soderqvist A. Aulin, 2013, ICALEPCS2013
  • [5] Xilinx, 2014, VIRT 6 FPGA MEM RES
  • [6] Xilinx, 2011, VIRT 6 FPGA GTX TRAN