Core logic chip to control high-performance PCI bus

被引：0
|
作者：
不详
机构：
来源：
COMPUTER DESIGN | 1997年 / 36卷 / 04期
关键词：
D O I：
暂无
中图分类号：
TP3 [计算技术、计算机技术];
学科分类号：
0812 ;
摘要：
引用
收藏
页码：86 / +
页数：2
相关论文
共 50 条
  • [1] Core-logic chip set for high-performance workstations
    EDN, 1995, 40 (13):
  • [2] A HIGH-PERFORMANCE MASTER CHIP FOR LOGIC CIRCUITS
    CHEN, CY
    FEINBERG, I
    LANGDON, JL
    IEEE TRANSACTIONS ON ELECTRON DEVICES, 1968, ED15 (06) : 410 - &
  • [3] A High-Performance On-Chip Bus (MSBUS) Design and Verification
    Yang, Xiaokun
    Andrian, Jean H.
    IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, 2015, 23 (07) : 1350 - 1354
  • [4] Dynamically configurable bus topologies for high-performance on-chip communication
    Sekar, Krishna
    Lahiri, Kanishka
    Raghunathan, Anand
    Dey, Sujit
    IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, 2008, 16 (10) : 1413 - 1426
  • [5] A shared-bus control mechanism and a cache coherence protocol for a high-performance on-chip multiprocessor
    Takahashi, M
    Takano, H
    Kaneko, E
    Suzuki, S
    SECOND INTERNATIONAL SYMPOSIUM ON HIGH-PERFORMANCE COMPUTER ARCHITECTURE, PROCEEDINGS, 1996, : 314 - 322
  • [6] Design of high performance on-chip bus based on multiple-valued logic
    Wu, Hai-Xia
    Xia, Qian-Bin
    Sheng, Meng
    Xie, Qun-Fang
    Zhong, Shun-An
    Chen, Yue-Yang
    Beijing Ligong Daxue Xuebao/Transaction of Beijing Institute of Technology, 2012, 32 (10): : 1061 - 1064
  • [7] LSI LOGIC FLEXIBLE CORE LATEST IN ASIC DESIGN SOLUTIONS FOR PCI BUS
    不详
    COMPUTER DESIGN, 1994, 33 (09): : A8 - &
  • [8] Design and Research of High-Performance Optical Bus Control System
    Zhong, Shunshun
    Zhou, Haibo
    Duan, Lian
    Ma, Zhu
    Zhang, Fan
    Duan, Ji'an
    JOURNAL OF LIGHTWAVE TECHNOLOGY, 2024, 42 (23) : 8255 - 8262
  • [9] High-Performance Time Server Core for FPGA System-on-Chip
    Viejo, Julian
    Juan-Chico, Jorge
    Bellido, Manuel J.
    Ruiz-de-Clavijo, Paulino
    Guerrero, David
    Ostua, Enrique
    Cano, German
    ELECTRONICS, 2019, 8 (05)
  • [10] HIGH-PERFORMANCE DIGITAL LOGIC
    RANADA, D
    EDN MAGAZINE-ELECTRICAL DESIGN NEWS, 1979, 24 (03): : 83 - &
12345