A Parallel Algorithm Based On OpenMP plus STM for FPGA Timing-Driven Placement

被引:0
作者
Zhang, Jia-qi [1 ]
Lv, Hui-juan [1 ]
Tan, Li-bo [1 ]
Pan, Tao-tao [1 ]
机构
[1] Natl Digital Switching Syst Engn & Technol Res Ct, Zhengzhou, Henan, Peoples R China
来源
COMPUTER SCIENCE AND TECHNOLOGY (CST2016) | 2017年
基金
中国国家自然科学基金;
关键词
Parallel; OpenMP; Transactional memory; FPGA; Timing-driven placement;
D O I
暂无
中图分类号
TP301 [理论、方法];
学科分类号
081202 ;
摘要
Traditional FPGA placement algorithms based on simulated annealing is time-consuming and thus we have proposed a parallel FPGA timing-driven placement algorithm using OpenMP + STM programming method. In this paper, we distribute swaps to multithreads by OpenMP and protect the shared memory using software transactional memory. An improved timing optimization algorithm is also added in the transaction. Experimental results on MCNC benchmarks demonstrate that our algorithm achieves a speedup of 1.6x and scales well with the increasing of threads. It also reduces the critical path delay by an average of 4.2%.
引用
收藏
页码:1185 / 1193
页数:9
相关论文
共 11 条
[1]   Speeding Up FPGA Placement: Parallel Algorithms and Methods [J].
An, Matthew ;
Steffan, J. Gregory ;
Betz, Vaughn .
2014 IEEE 22ND ANNUAL INTERNATIONAL SYMPOSIUM ON FIELD-PROGRAMMABLE CUSTOM COMPUTING MACHINES (FCCM 2014), 2014, :178-185
[2]  
[Anonymous], 2011, An Introduction to Parallel Programming, DOI DOI 10.1016/B978-0-12-374260-5.00001-4
[3]  
Birk S., 2010, Proceedings 2010 International Conference on Field-Programmable Technology (FPT 2010), P61, DOI 10.1109/FPT.2010.5681538
[4]  
Chapman B., 2008, USING OPENMP PORTABL
[5]  
Eguro K, 2008, DES AUT CON, P34
[6]   Time-Based Software Transactional Memory [J].
Felber, Pascal ;
Fetzer, Christof ;
Marlier, Patrick ;
Riegel, Torvald .
IEEE TRANSACTIONS ON PARALLEL AND DISTRIBUTED SYSTEMS, 2010, 21 (12) :1793-1807
[7]   Dynamic Performance Tuning of Word-Based Software Transactional Memory [J].
Felber, Pascal ;
Fetzer, Christof ;
Riegel, Torvald .
PPOPP'08: PROCEEDINGS OF THE 2008 ACM SIGPLAN SYMPOSIUM ON PRINCIPLES AND PRACTICE OF PARALLEL PROGRAMMING, 2008, :237-245
[8]  
Ludwin A., 2011, ACM T DES AUTOMAT EL, V16, P233
[9]  
Ludwin A, 2008, FPGA 2008: SIXTEENTH ACM/SIGDA INTERNATIONAL SYMPOSIUM ON FIELD-PROGRAMMABLE GATE ARRAYS, P14
[10]  
Marquardt A., 2000, FPGA'00. ACM/SIGDA International Symposium on Field Programmable Gate Arrays, P203, DOI 10.1145/329166.329208