共 50 条
- [42] Implementation of a 64-bit Jackson Adder 2013 ASILOMAR CONFERENCE ON SIGNALS, SYSTEMS AND COMPUTERS, 2013, : 1149 - 1154
- [45] Message authentication on 64-bit architectures SELECTED AREAS IN CRYPTOGRAPHY, 2007, 4356 : 327 - 341
- [46] SOI implementation of a 64-bit adder Proceedings - IEEE International Conference on Computer Design: VLSI in Computers and Processors, 1999, : 573 - 574
- [48] Accurate Semisymbolic Analysis With Usage of 128-bit Arithmetics 2018 IEEE RADIO AND ANTENNA DAYS OF THE INDIAN OCEAN (RADIO), 2018,
- [49] BIT-WISE BEHAVIOR OF RANDOM NUMBER GENERATORS SIAM JOURNAL ON SCIENTIFIC AND STATISTICAL COMPUTING, 1988, 9 (05): : 941 - 949