64-Bit and 128-bit DX random number generators

被引:2
|
作者
Deng, Lih-Yuan [2 ]
Lu, Henry Horng-Shing [1 ]
Chen, Tai-Been [3 ]
机构
[1] Natl Chiao Tung Univ, Inst Stat, Hsinchu 30010, Taiwan
[2] Univ Memphis, Dept Math Sci, Memphis, TN 38152 USA
[3] I Shou Univ, Dept Med Imaging & Radiol Sci, Kaohsiung 82445, Taiwan
关键词
Combined generators; Empirical tests; Equidistribution; Linear congruential generator (LCG); Multiple recursive generator (MRG); MT19937;
D O I
10.1007/s00607-010-0097-9
中图分类号
TP301 [理论、方法];
学科分类号
081202 ;
摘要
Extending 32-bit DX generators introduced by Deng and Xu (ACM Trans Model Comput Simul 13:299-309, 2003), we perform an extensive computer search for classes of 64-bit and 128-bit DX generators of large orders. The period lengths of these high resolution DX generators are ranging from 10(1915) to 10(58221). The software implementation of these generators can be developed for 64-bit or 128-bit hardware. The great empirical performances of DX generators have been confirmed by an extensive battery of tests in the TestU01 package. These high resolution DX generators can be useful to perform large scale simulations in scientific investigations for various computer systems.
引用
收藏
页码:27 / 43
页数:17
相关论文
共 50 条
  • [41] Exploiting 64-bit parallelism - Responds
    Gutman, R
    DR DOBBS JOURNAL, 2000, 25 (12): : 10 - 10
  • [42] Implementation of a 64-bit Jackson Adder
    McAuley, Tynan
    Koven, William
    Carter, Andrew
    Ning, Paula
    Harris, David Money
    2013 ASILOMAR CONFERENCE ON SIGNALS, SYSTEMS AND COMPUTERS, 2013, : 1149 - 1154
  • [43] Unix leads the 64-bit charge
    Lachal, L
    BYTE, 1996, 21 (11): : 139 - &
  • [44] Making sense of 64-bit processors
    Brownstein, Mark
    Network Magazine, 2004, 19 (10): : 53 - 57
  • [45] Message authentication on 64-bit architectures
    Krovetz, Ted
    SELECTED AREAS IN CRYPTOGRAPHY, 2007, 4356 : 327 - 341
  • [46] SOI implementation of a 64-bit adder
    Tran, J.V.
    Mounes-Toussi, F.
    Storino, S.N.
    Stasiak, D.L.
    Proceedings - IEEE International Conference on Computer Design: VLSI in Computers and Processors, 1999, : 573 - 574
  • [47] Accuracy and performance of the lattice Boltzmann method with 64-bit, 32-bit, and customized 16-bit number formats
    Lehmann, Moritz
    Krause, Mathias J.
    Amati, Giorgio
    Sega, Marcello
    Harting, Jens
    Gekle, Stephan
    PHYSICAL REVIEW E, 2022, 106 (01)
  • [48] Accurate Semisymbolic Analysis With Usage of 128-bit Arithmetics
    Dobes, Josef
    Michal, Jan
    Banas, Stanislav
    2018 IEEE RADIO AND ANTENNA DAYS OF THE INDIAN OCEAN (RADIO), 2018,
  • [49] BIT-WISE BEHAVIOR OF RANDOM NUMBER GENERATORS
    ALTMAN, NS
    SIAM JOURNAL ON SCIENTIFIC AND STATISTICAL COMPUTING, 1988, 9 (05): : 941 - 949
  • [50] Timing jitter and bit errors in a 64-bit circular shift register
    Herr, AM
    Feldman, MJ
    Bocko, MF
    IEEE TRANSACTIONS ON APPLIED SUPERCONDUCTIVITY, 1999, 9 (02) : 3721 - 3724