Automatic repositioning technique for digital cell based window comparators and implementation within mixed-signal DfT schemes

被引:19
作者
De Venuto, D [1 ]
Ohletz, MJ [1 ]
Riccò, B [1 ]
机构
[1] Politecn Bari, DEE, Bari, Italy
来源
4TH INTERNATIONAL SYMPOSIUM ON QUALITY ELECTRONIC DESIGN, PROCEEDINGS | 2003年
关键词
D O I
10.1109/ISQED.2003.1194771
中图分类号
TP31 [计算机软件];
学科分类号
081202 ; 0835 ;
摘要
The possibility of using window comparators for the on-chip evaluation of signals in the analogue circuit part has been demonstrated and is shortly summarised One of the problems is the lot-to-lot variation of the comparator window. An automatic window repositioning technique is detailed that allows to compensate the window shift. The components for the implementation comprising a reference comparator and the evaluation comparators are described along with the implementation of the technique. It is shown, that this technique allows the automatic lot condition adjustment of the evaluation comparators. Furthermore the technique can provide lot specific information to an automated test equipment that can be documented in the test results due to its diagnosis capability.
引用
收藏
页码:431 / 437
页数:7
相关论文
共 10 条
[1]  
ADAMS RD, P ITC, P217
[2]   Testing of analogue circuits via (standard) digital gates [J].
De Venuto, D ;
Ohletz, MJ ;
Riccò, B .
PROCEEDING OF THE 2002 3RD INTERNATIONAL SYMPOSIUM ON QUALITY ELECTRONIC DESIGN, 2002, :112-+
[3]  
DEVENUTO D, 2000, IEEE P IMSTW 2000 JU, P58
[4]  
DEVENUTO D, 2001, P IEEE ETW01 29 MAY, P175
[5]  
DEVENUTO D, 2002, J ELECTRON TEST, P121
[6]   ANALOG CHECKERS WITH ABSOLUTE AND RELATIVE TOLERANCES [J].
KOLARIK, V ;
MIR, S ;
LUBASZEWSKI, M ;
COURTOIS, B .
IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, 1995, 14 (05) :607-612
[7]  
LOFTSTROM K, 1995, P ITC, V14, P607
[8]   On-line detection of bridging and delay faults in functional blocks of CMOS self-checking circuits [J].
Metra, C ;
Favalli, M ;
Olivo, P ;
Ricco, B .
IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, 1997, 16 (07) :770-776
[9]   On-chip test for mixed-signal ASICs using two-mode comparators with bias-programmable reference voltages [J].
De Venuto D. ;
Ohletz M.J. .
Journal of Electronic Testing: Theory and Applications (JETTA), 2001, 17 (3-4) :243-253
[10]  
WESTE NHE, 1994, PRINCIPLES CMOS VLSI, P61