FT-PDC: an enhanced hybrid congestion-aware fault-tolerant routing technique based on path diversity for 3D NoC

被引:4
作者
Khodadadi, Elham [1 ]
Barekatain, Behrang [1 ,2 ]
Yaghoubi, Elham [1 ,2 ]
Mogharrabi-Rad, Zahra [1 ]
机构
[1] Islamic Azad Univ, Fac Comp Engn, Najafabad Branch, Najafabad, Iran
[2] Islamic Azad Univ, Big Data Res Ctr, Najafabad Branch, Najafabad, Iran
关键词
Three-dimensional Network-on-Chip; Deadlock; Fault detection; Routing; Latency; LOW-OVERHEAD; ALGORITHM; NETWORK; IMPLEMENTATION; ARCHITECTURE;
D O I
10.1007/s11227-021-03906-1
中图分类号
TP3 [计算技术、计算机技术];
学科分类号
0812 ;
摘要
In recent years, using three-dimensional Network-on-Chip (3D-NoC) has increased due to its high performance and integration of processing elements. However, as technology evolves, dimension of processing elements and the number of connections are decreasing and this increases their sensitivity to external factors. Therefore, fault detection is one of the most important challenges of designing 3D-NoC because even a transistor not working well may cause the whole system not to work. Many methods have been provided so far to make three-dimensional NoC tolerant against fault, but most of these methods suffer from some disadvantages. For example, their fault detection models are not strong enough or they do not consider the network traffic. Regarding these problems, in this article, a routing technique called fault-tolerant routing algorithm based on path diversity and congestion (FT-PDC) for three-dimensional mesh connectivity based on NoC is provided that has some features like finding the shortest current path, considering fault in vertical and horizontal links, and considering path diversity and congestion. In addition to these features, FT-PDC could solve the problems of other methods to a great extent considering network traffic conditions and sending the packet from a path in which traffic conditions are two hops better than the other paths. These features have led to the superiority of the proposed method over other methods. The simulation results in the Noxim simulator show that latency and throughput of FT-PDC compared to similar recent methods have significantly improved.
引用
收藏
页码:523 / 558
页数:36
相关论文
共 31 条
[1]  
Ahmed A. B., 2012, 2012 IEEE 6th International Symposium on Embedded Multicore SoCs (MCSoC), P167, DOI 10.1109/MCSoC.2012.24
[2]  
Ahmed AB, 2015, THESIS GRADUATE SCH
[3]   An efficient fault-tolerant routing algorithm in NoCs to tolerate permanent faults [J].
Akbar, Reza ;
Etedalpour, Ali Asghar ;
Safaei, Farshad .
JOURNAL OF SUPERCOMPUTING, 2016, 72 (12) :4629-4650
[4]  
Akbari S, 2012, DES AUT TEST EUROPE, P332
[5]   Adaptive fault-tolerant architecture and routing algorithm for reliable many-core 3D-NoC systems [J].
Ben Ahmed, Akram ;
Ben Abdallah, Abderazek .
JOURNAL OF PARALLEL AND DISTRIBUTED COMPUTING, 2016, 93-94 :30-43
[6]   Graceful deadlock-free fault-tolerant routing algorithm for 3D Network-on-Chip architectures [J].
Ben Ahmed, Akram ;
Ben Abdallah, Abderazek .
JOURNAL OF PARALLEL AND DISTRIBUTED COMPUTING, 2014, 74 (04) :2229-2240
[7]   The PARSEC Benchmark Suite: Characterization and Architectural Implications [J].
Bienia, Christian ;
Kumar, Sanjeev ;
Singh, Jaswinder Pal ;
Li, Kai .
PACT'08: PROCEEDINGS OF THE SEVENTEENTH INTERNATIONAL CONFERENCE ON PARALLEL ARCHITECTURES AND COMPILATION TECHNIQUES, 2008, :72-81
[8]   An enhanced cost-aware mapping algorithm based on improved shuffled frog leaping in network on chips [J].
Boroumand, Bahador ;
Yaghoubi, Elham ;
Barekatain, Behrang .
JOURNAL OF SUPERCOMPUTING, 2021, 77 (01) :498-522
[9]   Path-Diversity-Aware Fault-Tolerant Routing Algorithm for Network-on-Chip Systems [J].
Chen, Yu-Yin ;
Chang, En-Jui ;
Hsin, Hsien-Kai ;
Chen, Kun-Chih ;
Wu, An-Yeu .
IEEE TRANSACTIONS ON PARALLEL AND DISTRIBUTED SYSTEMS, 2017, 28 (03) :838-849
[10]  
Dai JD, 2018, INT SYM QUAL ELECT, P131, DOI 10.1109/ISQED.2018.8357277