A sub 1-volt subthreshold bandgap reference at the 14 nm FinFET node

被引:2
|
作者
Prilenski, Lucas [1 ]
Mukund, P. R. [1 ]
机构
[1] Rochester Inst Technol, Dept Elect & Microelect Engn, Rochester, NY 14623 USA
来源
MICROELECTRONICS JOURNAL | 2018年 / 79卷
关键词
Subthreshold; FinFET; Bandgap; MOS bandgap;
D O I
10.1016/j.mejo.2018.06.008
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
As supply voltages continue to decrease, it becomes harder to ensure that the voltage drop across a diode connected BJT is sufficient enough to conduct current without sacrificing die area. One such solution to this potential problem is the diode connected FinFET operating in weak inversion. In addition to conducting appreciable current at voltages significantly lower than the power supply, the diode connected FinFET reduces the total area for the bandgap implementation. A 14 nm bandgap reference was created and simulated across Monte Carlo for 100 runs at nominal supply voltage and 10% variation of the power supply in either direction. The average temperature coefficient was measured to be 153.6 ppm/degrees C and the voltage adjustment range was found to be 204.1 mV. The two FinFET subthreshold diodes consume approximately 2.8% of the area of the BJT diode equivalent. Utilizing an appropriate process control technique, subthreshold bandgap references have the potential to overtake traditional BJT based bandgap architectures in low power, limited area applications.
引用
收藏
页码:17 / 23
页数:7
相关论文
共 50 条
  • [31] Single event response of ferroelectric spacer engineered SOI FinFET at 14 nm technology node
    Baojun Liu
    Jing Zhu
    Scientific Reports, 13
  • [32] Impact of Fin Sidewall Taper Angle on Sub-14nm FinFET Device Performance
    Dixit, Abhisek
    Hook, Terence B.
    Johnson, Jeffrey B.
    Nowak, E. J.
    Murali, Kota V.
    PHYSICS OF SEMICONDUCTOR DEVICES, 2014, : 3 - +
  • [33] A sub-1V Bandgap Reference with area reduction
    Kim, Donggyun
    Jeong, Sanghun
    Jo, Sejin
    Park, Kichul
    Cho, Seongik
    CISST'10: PROCEEDINGS OF THE 4TH WSEAS INTERNATIONAL CONFERENCE ON CIRCUITS, SYSTEMS, SIGNAL AND TELECOMMUNICATIONS, 2009, : 163 - 166
  • [34] A New Sub-1 Volt 17 ppm/°C Offset-Insensitive Resistorless Switched-capacitor Bandgap Voltage Reference
    Ebrahimi, Emad
    Arabnasery, Maliheh
    JOURNAL OF CIRCUITS SYSTEMS AND COMPUTERS, 2021, 30 (02)
  • [35] A Sub-1V, Current-mode Bandgap Voltage Reference in Standard 65 nm CMOS Process
    Jain, Shubham
    Kanchetla, Vijaya Kumar
    Zele, Rajesh
    PROCEEDINGS OF THE 2022 15TH IEEE DALLAS CIRCUITS AND SYSTEMS CONFERENCE (DCAS 2022), 2022,
  • [36] The Amorphous-Si CMP Process Improvement for L14 nm FinFET Technology Node
    Li, Y. T.
    Huang, P. C.
    Tsai, F. S.
    Li, K. R.
    Lin, C. H.
    Lin, Z. J.
    Liu, Y. L.
    Sie, W. S.
    Hsu, S. K.
    Lin, Y. M.
    Lin, W. C.
    Liu, C. C.
    Lin, J. F.
    Wu, J. Y.
    2014 INTERNATIONAL CONFERENCE ON PLANARIZATION/CMP TECHNOLOGY (ICPT), 2014, : 186 - 189
  • [37] BJT Device and Circuit Co-Optimization Enabling Bandgap Reference and Temperature Sensing in 7-nm FinFET
    Kamath, Umanath
    Yu, Tao
    Yao, Wei
    Cullen, Edward
    Jennings, John
    Wu, Susan
    Lim, Peng
    Farley, Brendan
    Staszewski, Robert Bogdan
    2018 48TH EUROPEAN SOLID-STATE DEVICE RESEARCH CONFERENCE (ESSDERC), 2018, : 86 - 89
  • [38] Predictive Compact Modeling of Random Variations in FinFET Technology for 16/14nm Node and Beyond
    Jiang, Xiaobo
    Wang, Xingsheng
    Wang, Runsheng
    Cheng, Binjie
    Asenov, Asen
    Huang, Ru
    2015 IEEE INTERNATIONAL ELECTRON DEVICES MEETING (IEDM), 2015,
  • [39] A 1 V Bandgap Reference in 7-nm FinFET with a Programmable Temperature Coefficient and an Inaccuracy of ±0.2% from-45°C to 125°C
    Kamath, Umanath
    Cullen, Edward
    Jennings, John
    Cical, Ionut
    Walsh, Darragh
    Lim, Peng
    Farley, Brendan
    Staszewski, Robert Bogdan
    ESSCIRC 2018 - IEEE 44TH EUROPEAN SOLID STATE CIRCUITS CONFERENCE (ESSCIRC), 2018, : 78 - 81
  • [40] A sub-1-V linear CMOS bandgap voltage reference
    Yang weili
    Wang xichuan
    Cai jun
    Proceedings of the Seventh IEEE CPMT Conference on High Density Microsystem Design, Packaging and Failure Analysis (HDP'05), 2005, : 521 - 524