共 50 条
- [31] Single event response of ferroelectric spacer engineered SOI FinFET at 14 nm technology node Scientific Reports, 13
- [32] Impact of Fin Sidewall Taper Angle on Sub-14nm FinFET Device Performance PHYSICS OF SEMICONDUCTOR DEVICES, 2014, : 3 - +
- [33] A sub-1V Bandgap Reference with area reduction CISST'10: PROCEEDINGS OF THE 4TH WSEAS INTERNATIONAL CONFERENCE ON CIRCUITS, SYSTEMS, SIGNAL AND TELECOMMUNICATIONS, 2009, : 163 - 166
- [35] A Sub-1V, Current-mode Bandgap Voltage Reference in Standard 65 nm CMOS Process PROCEEDINGS OF THE 2022 15TH IEEE DALLAS CIRCUITS AND SYSTEMS CONFERENCE (DCAS 2022), 2022,
- [36] The Amorphous-Si CMP Process Improvement for L14 nm FinFET Technology Node 2014 INTERNATIONAL CONFERENCE ON PLANARIZATION/CMP TECHNOLOGY (ICPT), 2014, : 186 - 189
- [37] BJT Device and Circuit Co-Optimization Enabling Bandgap Reference and Temperature Sensing in 7-nm FinFET 2018 48TH EUROPEAN SOLID-STATE DEVICE RESEARCH CONFERENCE (ESSDERC), 2018, : 86 - 89
- [38] Predictive Compact Modeling of Random Variations in FinFET Technology for 16/14nm Node and Beyond 2015 IEEE INTERNATIONAL ELECTRON DEVICES MEETING (IEDM), 2015,
- [39] A 1 V Bandgap Reference in 7-nm FinFET with a Programmable Temperature Coefficient and an Inaccuracy of ±0.2% from-45°C to 125°C ESSCIRC 2018 - IEEE 44TH EUROPEAN SOLID STATE CIRCUITS CONFERENCE (ESSCIRC), 2018, : 78 - 81
- [40] A sub-1-V linear CMOS bandgap voltage reference Proceedings of the Seventh IEEE CPMT Conference on High Density Microsystem Design, Packaging and Failure Analysis (HDP'05), 2005, : 521 - 524