A sub 1-volt subthreshold bandgap reference at the 14 nm FinFET node

被引:2
|
作者
Prilenski, Lucas [1 ]
Mukund, P. R. [1 ]
机构
[1] Rochester Inst Technol, Dept Elect & Microelect Engn, Rochester, NY 14623 USA
来源
MICROELECTRONICS JOURNAL | 2018年 / 79卷
关键词
Subthreshold; FinFET; Bandgap; MOS bandgap;
D O I
10.1016/j.mejo.2018.06.008
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
As supply voltages continue to decrease, it becomes harder to ensure that the voltage drop across a diode connected BJT is sufficient enough to conduct current without sacrificing die area. One such solution to this potential problem is the diode connected FinFET operating in weak inversion. In addition to conducting appreciable current at voltages significantly lower than the power supply, the diode connected FinFET reduces the total area for the bandgap implementation. A 14 nm bandgap reference was created and simulated across Monte Carlo for 100 runs at nominal supply voltage and 10% variation of the power supply in either direction. The average temperature coefficient was measured to be 153.6 ppm/degrees C and the voltage adjustment range was found to be 204.1 mV. The two FinFET subthreshold diodes consume approximately 2.8% of the area of the BJT diode equivalent. Utilizing an appropriate process control technique, subthreshold bandgap references have the potential to overtake traditional BJT based bandgap architectures in low power, limited area applications.
引用
收藏
页码:17 / 23
页数:7
相关论文
共 50 条
  • [21] Modeling FinFET Metal Gate Stack Resistance for 14nm Node and Beyond
    Miyaguchi, Kenichi
    Parvais, Bertrand
    Ragnarsson, Lars-Ake
    Wambacq, Piet
    Raghavan, Praveen
    Mercha, Abdelkarim
    Mocuta, Anda
    Verkest, Diederik
    Thean, Aaron
    2015 INTERNATIONAL CONFERENCE ON IC DESIGN & TECHNOLOGY (ICICDT), 2015,
  • [22] Etch Mechanism Study in Gate Patterning for 14 nm Node and beyond FinFET Devices
    Meng, Lingkuan
    Yan, Jiang
    ECS JOURNAL OF SOLID STATE SCIENCE AND TECHNOLOGY, 2017, 6 (01) : Q23 - Q28
  • [23] Self-heating on bulk FinFET from 14nm down to 7nm node
    Jang, D.
    Bury, E.
    Ritzenthaler, R.
    Bardon, M. Garcia
    Chiarella, T.
    Miyaguchi, K.
    Raghavan, P.
    Mocuta, A.
    Groeseneken, G.
    Mercha, A.
    Verkest, D.
    Thean, A.
    2015 IEEE INTERNATIONAL ELECTRON DEVICES MEETING (IEDM), 2015,
  • [24] A tunable low noise high PSRR high accuracy bandgap reference using stacked-long cascode technique in 14 nm FinFET process
    Li, Qiuliang
    Wu, Lei
    Liu, Ran
    Liu, Yi
    MICROELECTRONICS JOURNAL, 2020, 103
  • [25] Design and analysis of SOI and SELBOX junctionless FinFET at sub-15 nm technology node
    Singh, Satya Prakash
    Akram, Md Waseem
    INDIAN JOURNAL OF ENGINEERING AND MATERIALS SCIENCES, 2020, 27 (05) : 969 - 975
  • [26] A Sub-1 V Bandgap Reference Based on Different Threshold MOSFETs Under 40 nm Process
    Ning, Ning
    Feng, Chunyi
    Xu, Zhentao
    Wu, Shuangyi
    Wu, Kejun
    Luo, Rui
    Yu, Qi
    NANOSCIENCE AND NANOTECHNOLOGY LETTERS, 2012, 4 (09) : 919 - 923
  • [27] Opportunities and challenges of FinFET as a device structure candidate for 14nm node CMOS Technology
    Yamashita, T.
    Basker, V. S.
    Standaert, T.
    Yeh, C-C
    Faltermeier, J.
    Yamamoto, T.
    Lin, C-H
    Bryant, A.
    Maitra, K.
    Kulkarni, P.
    Kanakasabapathy, S.
    Sunamura, H.
    Wang, J.
    Jagannathan, H.
    Inada, A.
    Cho, J.
    Miller, R.
    Doris, B.
    Paruchuri, V.
    Bu, H.
    Khare, M.
    O'Neill, James
    Leobandung, E.
    CHINA SEMICONDUCTOR TECHNOLOGY INTERNATIONAL CONFERENCE 2011 (CSTIC 2011), 2011, 34 (01): : 81 - 86
  • [28] An ultra-compact, untrimmed CMOS bandgap reference with 3σ inaccuracy of ±0.64% in 16nm FinFET
    Chang, Chin-Ho
    Horng, Jaw-Juinn
    Kundu, Amit
    Chang, Chih-Chiang
    Peng, Yung-Chow
    2014 IEEE ASIAN SOLID-STATE CIRCUITS CONFERENCE (A-SSCC), 2014, : 165 - 168
  • [29] Impact of Interface Traps and Parasitic Capacitance on Gate Capacitance of In0.53Ga0.47As-FinFET for sub 14nm Technology Node
    Pathak, Jay
    Darji, Anand
    INTERNATIONAL JOURNAL OF NANOELECTRONICS AND MATERIALS, 2019, 12 (03): : 319 - 328
  • [30] Single event response of ferroelectric spacer engineered SOI FinFET at 14 nm technology node
    Liu, Baojun
    Zhu, Jing
    SCIENTIFIC REPORTS, 2023, 13 (01)