Transmission line pulse picosecond imaging circuit analysis methodology for evaluation of ESD and latchup

被引:19
|
作者
Weger, A [1 ]
Voldman, S [1 ]
Stellari, F [1 ]
Song, PL [1 ]
Sanda, P [1 ]
McManus, M [1 ]
机构
[1] IBM Corp, Thomas J Watson Res Ctr, Yorktown Hts, NY 10598 USA
关键词
D O I
10.1109/RELPHY.2003.1197727
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
This paper will demonstrate the synthesis of the high current pulse source method (e.g. used in transmission line pulse (TLP) systems) and the Picosecond Imaging Circuit Analysis (PICA) tool for the evaluation of electrostatic discharge (ESD) and latchup phenomenon. In this fashion, the evolution of ESD and latchup can be evaluated in semiconductor devices, and in peripheral circuits at a wafer level or product level. The methodology described in this publication allows for visualization of ESD and latchup events (e.g. animation in a picosecond time regime). The synthesis of the transmission line pulse (TLP) method and the PICA method allows for the extension of the ESD TLP methodology to terminal currents and spatial and time domain analysis for electrical characterization and reliability analysis, and the high current pulsed source extends the utilization of the PICA. methodology, for failure analysis on wafer and chip levels.
引用
收藏
页码:99 / 104
页数:6
相关论文
共 50 条
  • [11] Transmission-line pulse ESD testing of ICs: A new beginning
    Henry, L.G. (leogesd@pacbell.net), 2001, Geological Society of Norway (18):
  • [12] Physical Model for ESD Human Body Model to Transmission Line Pulse
    Lee, Jian-Hsing
    Iyer, Natarajan Mahadeva
    Maloney, Timothy J.
    2019 IEEE INTERNATIONAL RELIABILITY PHYSICS SYMPOSIUM (IRPS), 2019,
  • [13] ESD evaluation of a low voltage triggering SCR (LVTSCR) device submitted to transmission line pulse (TLP) test
    Guilhaume, A
    Galy, P
    Chante, JP
    Foucher, B
    Bardy, S
    Blanc, F
    JOURNAL OF ELECTROSTATICS, 2002, 56 (03) : 281 - 294
  • [14] Transmission line pulse measurements: A tool for developing ESD robust integrated circuits
    Ashton, RA
    ICMTS 2004: PROCEEDINGS OF THE 2004 INTERNATIONAL CONFERENCE ON MICROELECTRONIC TEST STRUCTURES, 2004, : 1 - 6
  • [15] Transmission line pulse ESD testing of giant magneto resistive recording heads
    Wallash, A
    JOURNAL OF ELECTROSTATICS, 2002, 56 (03) : 331 - 339
  • [16] Invited - Picosecond Imaging Circuit Analysis of ULSI microprocessors
    Mc Manus, MK
    Song, PL
    2002 IEEE MTT-S INTERNATIONAL MICROWAVE SYMPOSIUM DIGEST, VOLS 1-3, 2002, : 1505 - 1508
  • [17] Predictive Full Circuit ESD Simulation and Analysis Using Extended ESD Compact Models: Methodology and Tool Implementation
    Li, Junjun
    Gauthier, Robert
    Joshi, Amol
    Lundberg, Martin
    Connor, John
    Chang, Shunhua
    Mitra, Souvick
    Muhammad, Mujahid
    ELECTRICAL OVERSTRESS/ELECTROSTATIC DISCHARGE SYMPOSIUM PROCEEDINGS 2010, 2010,
  • [18] Analysis of Chua's circuit with transmission line
    Kawata, J
    Nishio, Y
    Ushida, A
    IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS I-FUNDAMENTAL THEORY AND APPLICATIONS, 1997, 44 (06): : 556 - 558
  • [19] Analysis of Chua's circuit with transmission line
    Kawata, J
    Nishio, Y
    Ushida, A
    ISCAS 96: 1996 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS - CIRCUITS AND SYSTEMS CONNECTING THE WORLD, VOL 3, 1996, : 201 - 204
  • [20] Analysis and Modeling of a Low Voltage Triggered SCR ESD Protection Clamp with the Very Fast Transmission Line Pulse Measurement
    Park, Jae-Young
    Song, Jong-Kyu
    Jang, Chang-Soo
    Son, Young-Sang
    Kim, Dae-Woo
    PROCEEDINGS OF THE ELEVENTH INTERNATIONAL SYMPOSIUM ON QUALITY ELECTRONIC DESIGN (ISQED 2010), 2010, : 206 - 210