Drain current model for double-gate tunnel field-effect transistor with hetero-gate-dielectric and source-pocket

被引:11
作者
Wang, Ping [1 ]
Zhuang, YiQi [1 ]
Li, Cong [1 ]
Jiang, Zhi [1 ]
Liu, YuQi [1 ]
机构
[1] Xidian Univ, Sch Microelect, Xian 710071, Peoples R China
基金
中国国家自然科学基金;
关键词
Tunnel field-effect transistor; Source-pocket; Hetero-gate-dielectric; Analytical model; FET; SUBTHRESHOLD;
D O I
10.1016/j.microrel.2015.09.014
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
In this paper, the application of hetero-gate-dielectric (HGD) and source-pocket (SP) in a double-gate tunnel field-effect transistor (TFET) is proposed for the first time to simultaneously boost the on-current and suppress the ambipolar current. Quasi-two-dimensional (2D) potential and electric field analytical models for the HGD-SP TFET are developed by solving 2D Poisson's equation with matching boundary conditions. Based on the Kane's formula, analytical expression for the band-to-band generation is derived and then used to calculate the drain current. Device Performance for HGD-SP TFET is studied and compared with corresponding HGD TFET and SP TFET. It is demonstrated that the proposed device architecture outperforms the other two devices in terms of on current and ambipolar current. Moreover, the models exactly depict the influence of pocket doping, pocket width, and gate dielectric constant on the surface potential, electric field, and drain current of a HGD-SP TFET. The good accordance between the modeled results and numerical simulation results verifies the accuracy of the proposed models. (C) 2016 Elsevier Ltd. All rights reserved.
引用
收藏
页码:30 / 36
页数:7
相关论文
共 31 条
[1]  
Abhijit M., 2012, IEEE T ELECTRON DEV, V59, P277
[2]   Band-to-band tunneling in carbon nanotube field-effect transistors [J].
Appenzeller, J ;
Lin, YM ;
Knoch, J ;
Avouris, P .
PHYSICAL REVIEW LETTERS, 2004, 93 (19) :196805-1
[3]   Comparing carbon nanotube transistors - The ideal choice: A novel tunneling device design [J].
Appenzeller, J ;
Lin, YM ;
Knoch, J ;
Chen, ZH ;
Avouris, P .
IEEE TRANSACTIONS ON ELECTRON DEVICES, 2005, 52 (12) :2568-2576
[4]   Pseudo-Two-Dimensional Model for Double-Gate Tunnel FETs Considering the Junctions Depletion Regions [J].
Bardon, Marie Garcia ;
Neves, Herc P. ;
Puers, Robert ;
Van Hoof, Chris .
IEEE TRANSACTIONS ON ELECTRON DEVICES, 2010, 57 (04) :827-834
[5]  
Bhowmick B, 2011, ANNU IEEE IND CONF
[6]   Double-gate tunnel FET with high-κ gate dielectric [J].
Boucart, Kathy ;
Mihai Ionescu, Adrian .
IEEE TRANSACTIONS ON ELECTRON DEVICES, 2007, 54 (07) :1725-1733
[7]   Improved Subthreshold and Output Characteristics of Source-Pocket Si Tunnel FET by the Application of Laser Annealing [J].
Chang, Hsu-Yu ;
Adams, Bruce ;
Chien, Po-Yen ;
Li, Jiping ;
Woo, Jason C. S. .
IEEE TRANSACTIONS ON ELECTRON DEVICES, 2013, 60 (01) :92-96
[8]   Hetero-Gate-Dielectric Tunneling Field-Effect Transistors [J].
Choi, Woo Young ;
Lee, Woojun .
IEEE TRANSACTIONS ON ELECTRON DEVICES, 2010, 57 (09) :2317-2319
[9]  
Cui N., 2012, JPN J APPL PHYS, V52, P1
[10]  
Cui N., 2012, J SEMICOND, V33, P1