共 19 条
[1]
Abou-Seido AI, 2004, IEEE T VLSI SYST, V12, P691, DOI [10.1109/TVLSI.2004.830932, 10.1109/tvlsi.2004.830932]
[2]
Optimal shielding/spacing metrics for low power design
[J].
ISVLSI 2003: IEEE COMPUTER SOCIETY ANNUAL SYMPOSIUM ON VLSI, PROCEEDINGS: NEW TRENDS AND TECHNOLOGIES FOR VLSI SYSTEMS DESIGN,
2003,
:167-172
[3]
Analysis of noise avoidance techniques in DSM interconnects using a complete crosstalk noise model
[J].
DESIGN, AUTOMATION AND TEST IN EUROPE CONFERENCE AND EXHIBITION, 2002 PROCEEDINGS,
2002,
:456-463
[6]
GAO T, 1993, 1993 IEEE/ACM INTERNATIONAL CONFERENCE ON COMPUTER-AIDED DESIGN - DIGEST OF TECHNICAL PAPERS, P692, DOI 10.1109/ICCAD.1993.580163
[8]
Wire swizzling to reduce delay uncertainty due to capacitive coupling
[J].
17TH INTERNATIONAL CONFERENCE ON VLSI DESIGN, PROCEEDINGS: DESIGN METHODOLOGIES FOR THE GIGASCALE ERA,
2004,
:431-436
[9]
Interconnect tuning strategies for high-performance ICs
[J].
DESIGN, AUTOMATION AND TEST IN EUROPE, PROCEEDINGS,
1998,
:471-478
[10]
KIRKPATRICK DA, 1994, IEEE IC CAD, P616