Design Methodology for Phase-Locked Loops Using Binary (Bang-Bang) Phase Detectors

被引：47

作者：

Xu, Hao ^{[1
]}

Abidi, Asad A. ^{[1
]}

机构：

[1] Univ Calif Los Angeles, Dept Elect Engn, Los Angeles, CA 90095 USA

来源：

IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS I-REGULAR PAPERS | 2017年 / 64卷 / 07期

关键词：

Phase locked loops; bang-bang control; phase noise; oscillators; phase detector; ALL-DIGITAL PLL; FREQUENCY-SYNTHESIZER; LOW-COMPLEXITY; NOISE; JITTER; GAIN; TRANSMITTER; CLOCK;

D O I：

10.1109/TCSI.2017.2679683

中图分类号：

TM [电工技术]; TN [电子技术、通信技术];

学科分类号：

0808 ; 0809 ;

摘要：

We present a linearized analysis of bang-bang phase-locked loops (PLLs) in the frequency domain that is complete and self-consistent. It enables the manual design of frequency synthesis PLLs for loop bandwidth, output phase noise and minimum jitter. Tradeoffs between various parameters of the loop become clear. The analysis is validated against measurements on four very different loops, and helps to answer long-standing questions on aspects of these circuits attributable a hard nonlinearity. A brief designer's guide is included.

引用

页码：1637 / 1650

页数：14

共 55 条

[11] A Low Noise Sub-Sampling PLL in Which Divider Noise is Eliminated and PD/CP Noise is Not Multiplied by N2 [J].

Gao, Xiang ;

Klumperink, Eric A. M. ;

Bohsali, Mounir ;

Nauta, Bram .

IEEE JOURNAL OF SOLID-STATE CIRCUITS, 2009, 44 (12) :3253-3263

[12] CHARGE-PUMP PHASE-LOCK LOOPS [J].

GARDNER, FM .

IEEE TRANSACTIONS ON COMMUNICATIONS, 1980, 28 (11) :1849-1858

[13] A 17-mW transmitter and frequency synthesizer for 900 MHz GSM fully integrated in 0.35-μm CMOS [J].

Hegazi, E ;

Abidi, AA .

IEEE JOURNAL OF SOLID-STATE CIRCUITS, 2003, 38 (05) :782-792

[14] Varactor characteristics, oscillator tuning curves, and AM-FM conversion [J].

Hegazi, E ;

Abidi, AA .

IEEE JOURNAL OF SOLID-STATE CIRCUITS, 2003, 38 (06) :1033-1039

[15] PERFORMANCE OF A FIRST-ORDER TRANSITION SAMPLING DIGITAL PHASE-LOCKED LOOP USING RANDOM-WALK MODELS [J].

HOLMES, JK .

IEEE TRANSACTIONS ON COMMUNICATIONS, 1972, CO20 (02) :119-&

[16]

Jang S., 2015, P IEEE S VLSI CIRC V, pC138

[17] An Optimum Loop Gain Tracking All-Digital PLL Using Autocorrelation of Bang-Bang Phase-Frequency Detection [J].

Jang, Sungchun ;

Kim, Sungwoo ;

Chu, Sang-Hyeok ;

Jeong, Gyu-Seob ;

Kim, Yoonsoo ;

Jeong, Deog-Kyoon .

IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS II-EXPRESS BRIEFS, 2015, 62 (09) :836-840

[18] A Bang-Bang Phase-Locked Loop Using Automatic Loop Gain Control and Loop Latency Reduction Techniques [J].

Kuan, Ting-Kuei ;

Liu, Shen-Iuan .

IEEE JOURNAL OF SOLID-STATE CIRCUITS, 2016, 51 (04) :821-831

[19] Analysis and modeling of bang-bang clock and data recovery circuits [J].

Lee, J ;

Kundert, KS ;

Razavi, B .

IEEE JOURNAL OF SOLID-STATE CIRCUITS, 2004, 39 (09) :1571-1580

[20] A Low-Noise Wideband Digital Phase-Locked Loop Based on a Coarse-Fine Time-to-Digital Converter With Subpicosecond Resolution [J].

Lee, Minjae ;

Heidari, Mohammad E. ;

Abidi, Asad A. .

IEEE JOURNAL OF SOLID-STATE CIRCUITS, 2009, 44 (10) :2808-2816

← 1 2 3 4 5 6 →