Low-power design of CML driver for on-chip transmission-lines using impedance-unmatched driver

被引：5

作者：

Kuboki, Takeshi ^{[1
]}

Tsuchiya, Akira ^{[1
]}

Onodera, Hidetoshi ^{[1
]}

机构：

[1] Kyoto Univ, Dept Commun & Comp Engn, Kyoto 6068501, Japan

来源：

IEICE TRANSACTIONS ON ELECTRONICS | 2007年 / E90C卷 / 06期

关键词：

on-chip signaling; current-mode logic;

D O I：

10.1093/ietele/e90-c.6.1274

中图分类号：

TM [电工技术]; TN [电子技术、通信技术];

学科分类号：

0808 ; 0809 ;

摘要：

This paper proposes a design technique to reduce the power dissipation of CML driver for on-chip trans mission-lines. CML drivers can operate at higher frequency than conventional static CMOS logic drivers. On the other hand, the power dissipation is larger than that of CMOS static logic drivers. The proposed method reduces the power dissipation by using an impedance-unmatched driver instead of the conventional impedance-matched driver. Measurement results show that the proposed method reduces the power dissipation by 32% compared with a conventional design at 12.5 Gbps.

引用

页码：1274 / 1281

页数：8

共 50 条

[1] A 10Gbps/channel on-chip signaling circuit with an impedance-unmatched CML driver in 90nm CMOS technology
Kuboki, Takeshi
Tsuchiya, Akira
Onodera, Hidetoshi
PROCEEDINGS OF THE ASP-DAC 2007, 2007, : 120 - +
[2] Design of low power buffer using driver-array for on-chip IPs interconnection
Qiao, F
Yang, HZ
Wang, H
2003 5TH INTERNATIONAL CONFERENCE ON ASIC, VOLS 1 AND 2, PROCEEDINGS, 2003, : 1218 - 1221
[3] A library compatible driver output model for on-chip RLC transmission lines
Agarwal, K
Sylvester, D
Blaauw, D
IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, 2004, 23 (01) : 128 - 136
[4] Low Power Laser Driver Design in 28 nm CMOS for on-Chip and Chip-to-Chip Optical Interconnect
Belfiore, Guido
Szilagyi, Laszlo
Henker, Ronny
Ellinger, Frank
PHOTONICS APPLICATIONS IN ASTRONOMY, COMMUNICATIONS, INDUSTRY, AND HIGH-ENERGY PHYSICS EXPERIMENTS 2015, 2015, 9662
[5] An adaptive low-power transmission scheme for on-chip networks
Worm, F
Thiran, P
Lenne, P
De Micheli, G
ISSS'02: 15TH INTERNATIONAL SYMPOSIUM ON SYSTEM SYNTHESIS, 2002, : 92 - 100
[6] LOW-POWER DIGITAL-COMMUNICATION WITH UNTERMINATED TRANSMISSION-LINES
COOPERMAN, M
SIEBER, RW
MOOLENBEEK, R
IEEE TRANSACTIONS ON COMMUNICATIONS, 1988, 36 (06) : 744 - 751
[7] Substrate loss of on-chip transmission-lines with power/ground wires in lower layer
Tsuchiya, A
Hashimoto, M
Onodera, H
SIGNAL PROPAGATION ON INTERCONNECTS, PROCEEDINGS, 2005, : 201 - 202
[8] A Low-Power Delay Buffer Using Gated Driver Tree
Hsieh, Po-Chun
Jhuang, Jing-Siang
Tsai, Pei-Yun
Chiueh, Tzi-Dar
IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, 2009, 17 (09) : 1212 - 1219
[9] DIGITAL IMPEDANCE PROTECTION OF POWER TRANSMISSION-LINES USING A SPECTRAL OBSERVER
DASH, PK
PANDA, DK
IEEE TRANSACTIONS ON POWER DELIVERY, 1988, 3 (01) : 102 - 110
[10] A low-power 1 Gb/s line driver with configurable pre-emphasis for lossy transmission lines
John, N. St.
Mandal, S.
Miryala, S.
Maj, P.
Deptuch, G. W.
Raguzin, E.
Rescia, S.
JOURNAL OF INSTRUMENTATION, 2023, 18 (04):

← 1 2 3 4 5 →