The Analyzes of Network-on-Chip Architectures Based on NOXIM Simulator

被引：0

作者：

Van-Nam Dinh ^{[1
]}

Mau-Viet Ho ^{[1
]}

Van-Cuong Nguyen ^{[1
]}

Tung-Son Ngo ^{[2
]}

Charles, Effiong ^{[3
]}

机构：

[1] Thai Nguyen Univ, Informat & Commun Technol Univ, Elect & Commun Fac, Thai Nguyen, Vietnam

[2] FPT Univ, Comp Fundamental Dept, Hanoi, Vietnam

[3] LIRMM, 161 Rue ADA, F-34095 Montpellier 5, France

来源：

ADVANCES IN INFORMATION AND COMMUNICATION TECHNOLOGY | 2017年 / 538卷

关键词：

NoC architectures; NOXIM network-on-chip;

D O I：

10.1007/978-3-319-49073-1_64

中图分类号：

TP18 [人工智能理论];

学科分类号：

081104 ; 0812 ; 0835 ; 1405 ;

摘要：

Network-on-Chip (NoC), an interesting paradigm, is one of the newest technologies for VLSI design. In this research, we approach the architecture, algorithms and the performance analyses of a NoC system. The highlight point of this research is implementing additional features to the embedded codes and evaluating special applications in a NoC system based on NOXIM simulator. The results indicated that in certain cases, we should know which is appropriate algorithm for implementing tasks. The evaluating a NoC's performance is an important research trend, hence this study provides one new method for doing that.

引用

页码：603 / 611

页数：9

共 8 条

[1] Catania V., 2015, 2015 IEEE INT C APPL, P27
[2] Dang N.K., 2011, P 2011 INT C INT CIR
[3] Le Van T.V., 2012, P 2012 IEICE INT C I, P132
[4] Palesi M., 2014, ROUTING ALGORITHMS N
[5] A survey on application mapping strategies for Network-on-Chip design
Sahu, Pradip Kumar
Chattopadhyay, Santanu
[J]. JOURNAL OF SYSTEMS ARCHITECTURE, 2013, 59 (01) : 60 - 76
[6] Singh J.K., 2013, IEEE C ELEC DEVICES
[7] Le-Van TV, 2012, PROC INT CONF ADV, P170, DOI 10.1109/ATC.2012.6404252
[8] Xuan-Tu T., 2013, EMERGING ASPECTS ELE, P91

← 1 →