Efficient unified semi-systolic arrays for multiplication and squaring over GF(2m)

被引：17
|
作者：
Kim, Kee-Won [1 ]
Lee, Jae-Dong [2 ]
机构：
[1] Dankook Univ, Dept Appl Comp Engn, Yongin, South Korea
[2] Dankook Univ, Dept Software Sci, Yongin, South Korea
来源：
IEICE ELECTRONICS EXPRESS | 2017年 / 14卷 / 12期
关键词：
finite field; Montgomery multiplication; squaring; systolic array; cryptography; POLYNOMIAL BASIS MULTIPLIER; CONCURRENT ERROR-DETECTION; MODULAR MULTIPLICATION;
D O I：
10.1587/elex.14.20170458
中图分类号：
TM [电工技术]; TN [电子技术、通信技术];
学科分类号：
0808 ; 0809 ;
摘要：
In this paper, we propose a unified algorithm to concurrently perform multiplication and squaring over GF(2(m)) using the bipartite modular multiplication method and deriving common operations. Also we design efficient unified semi-systolic arrays from our proposed algorithm for fast exponentiation. The proposed arrays can be used as a core circuit for various applications. Also our architectures are well suited to VLSI implementation as well.
引用
收藏
页数：10
相关论文
共 50 条
  • [1] Efficient parallel semi-systolic array structure for multiplication and squaring in GF(2m)
    Ibrahim, Atef
    Tariq, Usman
    Ahmad, Tariq
    Elmogy, Ahmed
    Bouteraa, Yassine
    Gebali, Fayez
    IEICE ELECTRONICS EXPRESS, 2019, 16 (12):
  • [2] Semi-systolic architecture for modular multiplication over GF(2m)
    Kim, HS
    Jeon, IS
    COMPUTATIONAL SCIENCE - ICCS 2005, PT 3, 2005, 3516 : 912 - 915
  • [3] Low complexity semi-systolic multiplication architecture over GF(2m)
    Choi, Se-Hyu
    Lee, Keon-Jik
    IEICE ELECTRONICS EXPRESS, 2014, 11 (20):
  • [4] Semi-systolic modular multiplier over GF(2m)
    Kim, Hyun-Sung
    Lee, Sung-Woon
    COMPUTATIONAL SCIENCE AND ITS APPLICATIONS - ICCSA 2008, PT 2, PROCEEDINGS, 2008, 5073 : 836 - +
  • [5] A semi-systolic Montgomery multiplier over GF(2m)
    Kim, Kee-Won
    Jeon, Jun-Cheol
    IEICE ELECTRONICS EXPRESS, 2015, 12 (21):
  • [6] Efficient Parallel and Serial Systolic Structures for Multiplication and Squaring Over GF(2m)
    Ibrahim, Atef
    CANADIAN JOURNAL OF ELECTRICAL AND COMPUTER ENGINEERING-REVUE CANADIENNE DE GENIE ELECTRIQUE ET INFORMATIQUE, 2019, 42 (02): : 114 - 120
  • [7] Efficient bit-parallel systolic architecture for multiplication and squaring over GF(2m)
    Kim, Kee-Won
    Kim, Seung-Hoon
    IEICE ELECTRONICS EXPRESS, 2018, 15 (02):
  • [8] A low latency semi-systolic multiplier over GF(2m)
    Kim, Kee-Won
    Kim, Seung-Hoon
    IEICE ELECTRONICS EXPRESS, 2013, 10 (13):
  • [9] Semi-systolic architecture for AB2 operation over GF(2m)
    Kim, HS
    Jeon, IS
    Lee, JH
    PARALLEL PROCESSING AND APPLIED MATHEMATICS, 2004, 3019 : 998 - 1005
  • [10] Low Power Semi-systolic Architectures for Polynomial-Basis Multiplication over GF(2m) Using Progressive Multiplier Reduction
    Ibrahim, Atef
    Gebali, Fayez
    JOURNAL OF SIGNAL PROCESSING SYSTEMS FOR SIGNAL IMAGE AND VIDEO TECHNOLOGY, 2016, 82 (03): : 331 - 343
12345