Charge-collection efficiency of GaAs field effect transistors fabricated with a low-temperature grown buffer layer: Dependence on charge deposition profile

被引:2
|
作者
McMorrow, D [1 ]
Knudson, AR [1 ]
Melinger, JS [1 ]
Buchner, S [1 ]
机构
[1] USN, Res Lab, Washington, DC 20375 USA
关键词
D O I
10.1109/23.856471
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
The dependence of the charge-collection processes of LT GaAs field-effect transistors on the depth profile of the deposited carriers is examined using computer simulation and laser-induced charge-collection measurements. The charge-collection simulations reveal a surprising dependence of the charge-collection efficiency on the location of the deposited charge, such that the charge-collection efficiency is largest for charge deposition below the LT GaAs buffer layer. These results implicate the significant role of charge-enhancement phenomena in the charge-collection processes of LT GaAs FETs. Experimental measurements performed as a function of the optical penetration depth support the conclusions of the simulation study.
引用
收藏
页码:498 / 507
页数:10
相关论文
共 50 条
  • [21] Low-noise bias reliability of AlInAs/GaInAs modulation-doped field effect transistors with linearly graded low-temperature buffer layers grown on GaAs substrates
    Wakita, A
    Rohdin, H
    Robbins, V
    Moll, N
    Su, CY
    Nagy, A
    Basile, D
    JAPANESE JOURNAL OF APPLIED PHYSICS PART 1-REGULAR PAPERS SHORT NOTES & REVIEW PAPERS, 1999, 38 (2B): : 1186 - 1189
  • [22] Effect of a low-temperature thin buffer layer on the strain accommodation of In0.25Ga0.75As grown on a GaAs(001) substrate
    Zhang, ZC
    Chen, YH
    Yang, SY
    Zhang, FQ
    Ma, BS
    Xu, B
    Zeng, YP
    Wang, ZG
    Zhang, XP
    SEMICONDUCTOR SCIENCE AND TECHNOLOGY, 2003, 18 (11) : 955 - 959
  • [24] Effect of strained layer on GaAs power field effect transistor using low temperature buffer
    Sano, Seigo
    Heidarpour, Ebrahim
    Nanbu, Kazuo
    Igarashi, Takeshi
    Saito, Junji
    Matsumoto, Takashi
    1995, Elsevier Science B.V., Amsterdam, Netherlands (150)
  • [25] Characterization of Polymetal Gate Transistors With Low-Temperature Atomic-Layer-Deposition-Grown Oxide Spacer
    Lee, Ga-Won
    Lee, Hi-Duck
    Lim, Kwan-Yong
    Kim, Yong Soo
    Yang, Hong-Sun
    Cho, Gyu-Seog
    Park, Sung-Kye
    Hong, Sung-Joo
    IEEE ELECTRON DEVICE LETTERS, 2009, 30 (02) : 181 - 184
  • [26] GATE PULSE FREQUENCY-DEPENDENT KINK EFFECTS IN GAAS METAL-SEMICONDUCTOR FIELD-EFFECT-TRANSISTORS WITH A LOW-TEMPERATURE-GROWN BUFFER LAYER
    HARUYAMA, J
    NEGISHI, H
    JOURNAL OF APPLIED PHYSICS, 1995, 78 (11) : 6839 - 6845
  • [27] RAMAN-STUDY OF DEFECTS IN A GAAS BUFFER LAYER GROWN BY LOW-TEMPERATURE MOLECULAR-BEAM EPITAXY
    BERG, RS
    MAVALVALA, N
    STEINBERG, T
    SMITH, FW
    JOURNAL OF ELECTRONIC MATERIALS, 1990, 19 (11) : 1323 - 1330
  • [28] Performance Enhancement of a GaAs Detector with a Vertical Field and an Embedded Thin Low-Temperature Grown Layer
    Currie, Marc
    Dianat, Pouya
    Persano, Anna
    Martucci, Maria Concetta
    Quaranta, Fabio
    Cola, Adriano
    Nabet, Bahram
    SENSORS, 2013, 13 (02): : 2475 - 2483
  • [29] Potential profile measurement of GaAs MESFETs passivated with low-temperature grown GaAs layer by Kelvin probe force microscopy
    Matsunami, K
    Takeyama, T
    Usunami, T
    Kishimoto, S
    Maezawa, K
    Mizutani, T
    Tomizawa, M
    Schmid, P
    Lipka, KM
    Kohn, E
    SOLID-STATE ELECTRONICS, 1999, 43 (08) : 1547 - 1553
  • [30] Effect of the low-temperature buffer thickness on quality of InSb grown on GaAs substrate by molecular beam epitaxy
    Wu, SD
    Guo, LW
    Li, ZH
    Shang, XZ
    Wang, W
    Huang, Q
    Zhou, JM
    JOURNAL OF CRYSTAL GROWTH, 2005, 277 (1-4) : 21 - 25