Wafer cleaning and surface preparation have always been very important in achieving high yields in semiconductor manufacturing. With the continued scaling of devices below 100 nm. and the proliferation of new materials in advanced devices, wafer cleaning and surface preparation will have an even greater impact in the future. This paper will focus on the challenges for wafer cleaning and surface preparation for the next silicon CMOS technology nodes.