Gate-All-Around Nanowire FETs vs. Triple-Gate FinFETs: on Gate Integrity and Device Characteristics

被引：31
作者：
Veloso, A. [1 ]
Cho, M. J. [1 ]
Simoen, E. [1 ]
Hellings, G. [1 ]
Matagne, P. [1 ]
Collaert, N. [1 ]
Thean, A. [1 ]
机构：
[1] Imec, Kapeldreef 75, B-3001 Heverlee, Belgium
来源：
DIELECTRICS FOR NANOSYSTEMS 7: MATERIALS SCIENCE, PROCESSING, RELIABILITY, AND MANUFACTURING | 2016年 / 72卷 / 02期
关键词：
LOW-FREQUENCY-NOISE; BORDER TRAPS; BEHAVIOR;
D O I：
10.1149/07202.0085ecst
中图分类号：
O646 [电化学、电解、磁化学];
学科分类号：
081704 ;
摘要：
This work reports a comprehensive evaluation of lateral gate-all-around (GAA) nanowire (NW) FETs vs. triple-gate finFETs, with both types of devices built with various doping schemes, and with GAA-NWFETs outperforming others per footprint. Optimized junctionless (JL) GAA-NWFETs exhibit excellent electrostatics and smaller I-OFF values. They also yield ring oscillators (RO) with substantially lower power dissipation, while showing considerably longer BTI lifetimes. Improved reliability and increased robustness against process variations in the GAA formation module are also obtained for extensionless vs. reference inversion-mode (IM) FETs built with conventional junctions, at comparable device and circuit performance. JL GAA-NWFET devices also show improved on and off state hot carrier (HC) reliability and reduced low frequency (LF) noise, with some of them also exhibiting smaller subthreshold slope (SS) values after HC stress. In addition, further improvements in the noise, reliability and mobility performance of GAA-NWFETs can be obtained by introduction of a TiAl-based EWF-metal in the gate stack.
引用
收藏
页码：85 / 95
页数：11
相关论文
共 34 条
  • [1] Auth C., 2012, 2012 IEEE Symposium on VLSI Technology, P131, DOI 10.1109/VLSIT.2012.6242496
  • [2] Bangsaruntip S, 2013, IEEE IEDM, P526
  • [3] Batude P, 2011, IEEE IEDM, P151
  • [4] Cho M. J., 2015, IEEE IEDM, V366
  • [5] Channel Hot Carrier Degradation Mechanism in Long/Short Channel n-FinFETs
    Cho, Moonju
    Roussel, Philippe
    Kaczer, Ben
    Degraeve, Robin
    Franco, Jacopo
    Aoulaiche, Marc
    Chiarella, Thomas
    Kauerauf, Thomas
    Horiguchi, Naoto
    Groeseneken, Guido
    [J]. IEEE TRANSACTIONS ON ELECTRON DEVICES, 2013, 60 (12) : 4002 - 4007
  • [6] Colinge JP, 2010, NAT NANOTECHNOL, V5, P225, DOI [10.1038/nnano.2010.15, 10.1038/NNANO.2010.15]
  • [7] Demasi M., 2012, PHYSIOLOGICAL PATHOL, P183, DOI [10.1093/cvr/cvs128, DOI 10.1093/CVR/CVS128]
  • [8] Franco J., 2011, IEEE IRPS, V624
  • [9] IMPROVED ANALYSIS OF LOW-FREQUENCY NOISE IN FIELD-EFFECT MOS-TRANSISTORS
    GHIBAUDO, G
    ROUX, O
    NGUYENDUC, C
    BALESTRA, F
    BRINI, J
    [J]. PHYSICA STATUS SOLIDI A-APPLIED RESEARCH, 1991, 124 (02): : 571 - 581
  • [10] Simultaneous extraction of recoverable and permanent components contributing to bias-temperature instability
    Grasser, T.
    Kaczer, B.
    Hehenberger, R.
    Goes, W.
    O'Connor, R.
    Reisinger, H.
    Gustin, W.
    Schluender, C.
    [J]. 2007 IEEE INTERNATIONAL ELECTRON DEVICES MEETING, VOLS 1 AND 2, 2007, : 801 - +
1234