A 20-Gb/s Transformer-Based Current-Mode Optical Receiver in 0.13-μm CMOS

被引:32
作者
Han, Jungwon [1 ]
Choi, Booyoung [1 ]
Seo, Mikyung [1 ]
Yun, Jisook [1 ]
Lee, Dongmyung [2 ]
Kim, Taewook [2 ]
Eo, Yunseong [3 ]
Park, Sung Min [1 ]
机构
[1] Ewha Womans Univ, Dept Elect Engn, Seoul 120750, South Korea
[2] Yonsei Univ, Dept Elect & Elect Engn, Seoul 120749, South Korea
[3] Kwangwoon Univ, Dept Elect Engn, Seoul 139701, South Korea
关键词
CMOS; current mode; high speed; optical receivers; shunt-double-series peaking; transformer; TRANSIMPEDANCE AMPLIFIER;
D O I
10.1109/TCSII.2010.2047309
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
A 20-Gb/s current-mode optical receiver is realized in a 0.13-mu m CMOS process, which consists of a common-gate trans-impedance amplifier (TIA) with on-chip transformers, a six-stage postamplifier (PA) with an offset cancellation network, and an output buffer. The transformer-based inductive peaking technique is exploited in the TIA to isolate the parasitic capacitances at high-impedance nodes and, hence, to enlarge the bandwidth. The PA incorporates source degeneration and interleaving active feedback techniques to achieve wide bandwidth and flat frequency response so as not to degrade the operation speed of the whole optical receiver. Measured results demonstrate 60-dB Omega transimpedance gain, 12.6-GHz bandwidth even with 0.4-pF large input parasitic capacitance, -13-dBm sensitivity for a 10(-12) bit error rate, and 38.3-mW power consumption from a single 1.2-V supply.
引用
收藏
页码:348 / 352
页数:5
相关论文
共 8 条
[1]   A 1.8-V 10-Gb/s fully integrated CMOS optical receiver analog front-end [J].
Chen, WZ ;
Cheng, YL ;
Lin, DS .
IEEE JOURNAL OF SOLID-STATE CIRCUITS, 2005, 40 (06) :1388-1396
[2]   A 10-Gb/s inductorless CMOS limiting amplifier with third-order interleaving active feedback [J].
Huang, Huei-Yan ;
Chien, Jun-Chau ;
Lu, Liang-Hung .
IEEE JOURNAL OF SOLID-STATE CIRCUITS, 2007, 42 (05) :1111-1120
[3]   A 40-Gb/s transimpedance amplifier in 0.18-μm CMOS technology [J].
Jin, Jun-De ;
Hsu, Shawn S. H. .
IEEE JOURNAL OF SOLID-STATE CIRCUITS, 2008, 43 (06) :1449-1457
[4]  
Kim Jaeha., 2005, P 2005 INT SOLID STA, P150
[5]  
LEE TH, 2004, DESIGN CMOS RADIO FR, P152
[6]   1.25-Gb/s regulated cascode CMOS transimpedance amplifier for Gigabit Ethernet applications [J].
Park, SM ;
Yoo, HJ .
IEEE JOURNAL OF SOLID-STATE CIRCUITS, 2004, 39 (01) :112-121
[7]  
RAZAVI B, 2003, DESIGN INTEGRATED CI, P133
[8]   CMOS wideband amplifiers using multiple inductive-series peaking technique [J].
Wu, CH ;
Lee, CH ;
Chen, WS ;
Liu, SI .
IEEE JOURNAL OF SOLID-STATE CIRCUITS, 2005, 40 (02) :548-552