Wafer-lever hermetic package with through-wafer interconnects

被引:7
|
作者
Wang, Yu-Chuan [1 ]
Zhu, Da-Peng
Xu, Wei
Le, Luo
机构
[1] Chinese Acad Sci, Shanghai Inst Microsyst & Informat Technol, Shanghai 200050, Peoples R China
[2] Chinese Acad Sci, Grad Sch, Beijing 100039, Peoples R China
关键词
MEMS; wafer-level hermetic packaging; through-wafer via interconnect; MIL-STD;
D O I
10.1007/s11664-006-0016-1
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
This paper reports a new wafer-level hermetic packaging structure with the features of low processing cost and high I/O density by using wet and dry sequentially etched through-wafer vias for the interconnects of a microelectro mechanical systems (MEMS) device. A thin Si wafer cap and wafer-level fabrication processes such as deep reactive ion etching (DRIE) and KOH etching, bottom-up copper filling, and Sn solder bonding were adopted. The hermeticity and bonding strength of the structure are evaluated. Preliminary results show that the hermeticity can meet the requirement of the criterion of MIL-STD 883E, method 1014.9, and the bonding strength is up to 8 MPa.
引用
收藏
页码:105 / 109
页数:5
相关论文
共 42 条
  • [31] A method for wafer level hermetic packaging of SOI-MEMS devices with embedded vertical feedthroughs using advanced MEMS process
    Torunbalci, Mustafa Mert
    Alper, Said Emre
    Akin, Tayfun
    JOURNAL OF MICROMECHANICS AND MICROENGINEERING, 2015, 25 (12)
  • [32] Microstrip silicon-MEMS package for wafer-level chip-scale microwave packaging
    Lee, HY
    Kwon, YS
    Song, YT
    Park, JY
    JAPANESE JOURNAL OF APPLIED PHYSICS PART 1-REGULAR PAPERS SHORT NOTES & REVIEW PAPERS, 2003, 42 (9A): : 5531 - 5535
  • [33] An SOI-MEMS technology using substrate layer and bonded glass as wafer-level package
    Li, ZH
    Hao, YL
    Zhang, DC
    Li, T
    Wu, GY
    SENSORS AND ACTUATORS A-PHYSICAL, 2002, 96 (01) : 34 - 42
  • [34] Wafer-level hermetic thermo-compression bonding using electroplated gold sealing frame planarized by fly-cutting
    Al Farisi, Muhammad Salman
    Hirano, Hideki
    Fromel, Jorg
    Tanaka, Shuji
    JOURNAL OF MICROMECHANICS AND MICROENGINEERING, 2017, 27 (01)
  • [35] Design and electrical characterization of wafer-level micro-package for GaAs-based RFMEMS switches
    Chaturvedi, Sandeep
    Saravanan, G. Sai
    Bhat, Mahadeva K.
    Bhalke, Sangam
    Badnikar, S. L.
    Muralidharan, R.
    Koul, Shiban K.
    IETE JOURNAL OF RESEARCH, 2013, 59 (03) : 201 - 209
  • [36] Thick-membrane-operated radio frequency switches with wafer-level package using gold compressive bonding
    Kim, Jongseok
    Kwon, Sangwook
    Hong, Youngtack
    Song, Insang
    Jeong, Heemoon
    Choi, Hyung
    Ju, Byeongkwon
    JOURNAL OF MICRO-NANOLITHOGRAPHY MEMS AND MOEMS, 2009, 8 (04):
  • [37] A wafer-level package of wideband microwave transmission system based on BCB/metal structure embedded in Si substrate
    Wang, Tianxi
    Tang, Jiajie
    Luo, Le
    MICROSYSTEM TECHNOLOGIES-MICRO-AND NANOSYSTEMS-INFORMATION STORAGE AND PROCESSING SYSTEMS, 2013, 19 (12): : 1953 - 1960
  • [38] Integration of MEMS/ Sensors in Fan-Out Wafer-Level Packaging Technology based System-in-Package (WLSiP)
    Cardoso, Andre
    Kroehnert, Steffen
    Pinto, Raquel
    Fernandes, Elisabete
    Barros, Isabel
    PROCEEDINGS OF THE 2016 IEEE 18TH ELECTRONICS PACKAGING TECHNOLOGY CONFERENCE (EPTC), 2016, : 801 - 807
  • [39] A MEMS Micro-g Capacitive Accelerometer Based on Through-Silicon-Wafer-Etching Process
    Rao, Kang
    Wei, Xiaoli
    Zhang, Shaolin
    Zhang, Mengqi
    Hu, Chenyuan
    Liu, Huafeng
    Tu, Liang-Cheng
    MICROMACHINES, 2019, 10 (06)
  • [40] Low-temperature hermetic thermo-compression bonding using electroplated copper sealing frame planarized by fly-cutting for wafer-level MEMS packaging
    Al Farisi, Muhammad Salman
    Hirano, Hideki
    Tanaka, Shuji
    SENSORS AND ACTUATORS A-PHYSICAL, 2018, 279 : 671 - 679