Wafer-lever hermetic package with through-wafer interconnects

被引:7
|
作者
Wang, Yu-Chuan [1 ]
Zhu, Da-Peng
Xu, Wei
Le, Luo
机构
[1] Chinese Acad Sci, Shanghai Inst Microsyst & Informat Technol, Shanghai 200050, Peoples R China
[2] Chinese Acad Sci, Grad Sch, Beijing 100039, Peoples R China
关键词
MEMS; wafer-level hermetic packaging; through-wafer via interconnect; MIL-STD;
D O I
10.1007/s11664-006-0016-1
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
This paper reports a new wafer-level hermetic packaging structure with the features of low processing cost and high I/O density by using wet and dry sequentially etched through-wafer vias for the interconnects of a microelectro mechanical systems (MEMS) device. A thin Si wafer cap and wafer-level fabrication processes such as deep reactive ion etching (DRIE) and KOH etching, bottom-up copper filling, and Sn solder bonding were adopted. The hermeticity and bonding strength of the structure are evaluated. Preliminary results show that the hermeticity can meet the requirement of the criterion of MIL-STD 883E, method 1014.9, and the bonding strength is up to 8 MPa.
引用
收藏
页码:105 / 109
页数:5
相关论文
共 42 条
  • [21] Wafer-level MEMs package by gold-tin bonding method
    Chen, S
    Liu, S
    Chen, MX
    Xiong, T
    Zhang, DM
    Zhang, H
    Yi, XJ
    MICRO-ELECTRO-MECHANICAL SYSTEMS (MEMS) - 2003, 2003, : 169 - 172
  • [22] Wafer-level-scale package of MEMS device by eutectic bonding method
    Chen, SH
    Ma, H
    Chen, MX
    Xiong, T
    Liu, S
    Yi, XJ
    RELIABILITY, TESTING AND CHARACTERIZATION OF MEMS/MOEMS III, 2004, 5343 : 94 - 100
  • [23] Two-chip implemented, wafer-level hermetic packaged accelerometer for tactical and inertial applications
    Ko, H
    Park, S
    Choi, BD
    Park, Y
    Lim, G
    Paik, SJ
    Lee, A
    Kwangho, Y
    Lee, S
    Lim, J
    Lee, SC
    Park, MH
    Jang, HS
    Lee, J
    Roh, YK
    Cho, DI
    Transducers '05, Digest of Technical Papers, Vols 1 and 2, 2005, : 507 - 510
  • [24] Development of Copper/Dielectric Hybrid Fusion Bonding with Cavity for CMOS compatible Wafer Level Hermetic Packaging
    Malainou, Antonia
    Visker, Jakob
    Tezcan, Deniz Sabuncuoglu
    2019 IEEE 21ST ELECTRONICS PACKAGING TECHNOLOGY CONFERENCE (EPTC), 2019, : 388 - 391
  • [25] Wafer level hermetic packaging based on Cu-Sn isothermal solidification technology附视频
    曹毓涵
    罗乐
    半导体学报, 2009, (08) : 164 - 168
  • [26] Wafer Level Hermetic Encapsulation of MEMS Inertial Sensors using SOI Cap Wafers with Vertical Feedthroughs
    Torunbalci, Mustafa Mert
    Alper, Said Emre
    Akin, Tayfun
    2014 1ST IEEE INTERNATIONAL SYMPOSIUM ON INERTIAL SENSORS AND SYSTEMS (ISISS 2014), 2014, : 153 - 154
  • [27] Wafer-Level Assembly of Physics Package for Chip-Scale Atomic Clocks
    Guo, Ping
    Meng, Hongling
    Dan, Lin
    Zhao, Jianye
    IEEE SENSORS JOURNAL, 2022, 22 (07) : 6387 - 6398
  • [28] Wafer-level vacuum package of two-dimensional micro-scanner
    Hoang Manh Chu
    Sasaki, Takashi
    Hane, Kazuhiro
    MICROSYSTEM TECHNOLOGIES-MICRO-AND NANOSYSTEMS-INFORMATION STORAGE AND PROCESSING SYSTEMS, 2018, 24 (05): : 2159 - 2168
  • [29] Realize multiple hermetic chamber pressures for system-on-chip process by using the capping wafer with diverse cavity depths
    Cheng, Shyh-Wei
    Weng, Jui-Chun
    Liang, Kai-Chih
    Sun, Yi-Chiang
    Fang, Weileun
    JOURNAL OF MICROMECHANICS AND MICROENGINEERING, 2018, 28 (04)
  • [30] A Novel 3D IC Wafer-Level-Package for New Wave MEMS
    Huang, Che-Hau
    Schuler-Wakins, Sebastian
    Ou, Ying-Te
    Wang, Yung-Hui
    Reichenbach, Ralf
    Polityko, David
    Hansen, Uwe
    2017 IEEE 67TH ELECTRONIC COMPONENTS AND TECHNOLOGY CONFERENCE (ECTC 2017), 2017, : 603 - 608