Wafer-lever hermetic package with through-wafer interconnects

被引:7
|
作者
Wang, Yu-Chuan [1 ]
Zhu, Da-Peng
Xu, Wei
Le, Luo
机构
[1] Chinese Acad Sci, Shanghai Inst Microsyst & Informat Technol, Shanghai 200050, Peoples R China
[2] Chinese Acad Sci, Grad Sch, Beijing 100039, Peoples R China
关键词
MEMS; wafer-level hermetic packaging; through-wafer via interconnect; MIL-STD;
D O I
10.1007/s11664-006-0016-1
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
This paper reports a new wafer-level hermetic packaging structure with the features of low processing cost and high I/O density by using wet and dry sequentially etched through-wafer vias for the interconnects of a microelectro mechanical systems (MEMS) device. A thin Si wafer cap and wafer-level fabrication processes such as deep reactive ion etching (DRIE) and KOH etching, bottom-up copper filling, and Sn solder bonding were adopted. The hermeticity and bonding strength of the structure are evaluated. Preliminary results show that the hermeticity can meet the requirement of the criterion of MIL-STD 883E, method 1014.9, and the bonding strength is up to 8 MPa.
引用
收藏
页码:105 / 109
页数:5
相关论文
共 42 条
  • [11] Wafer-level vacuum/hermetic packaging technologies for MEMS
    Lee, Sang-Hyun
    Mitchell, Jay
    Welch, Warren
    Lee, Sangwoo
    Najafi, Khalil
    RELIABILITY, PACKAGING, TESTING, AND CHARACTERIZATION OF MEMS/MOEMS AND NANODEVICES IX, 2010, 7592
  • [12] Die and wafer-level hermetic sealing for MEMS applications
    Fasoro, Abiodun A.
    Pandojirao-S, Praveen
    Popa, Dan O.
    Stephanou, Harry E.
    Agonafer, Dereje A.
    IPACK 2007: PROCEEDINGS OF THE ASME INTERPACK CONFERENCE 2007, VOL 1, 2007, : 67 - 72
  • [13] Wafer-level hermetic packaged dual-axis digital microaccelerometer
    Lee, Sangmin
    Kim, Sungwook
    Lee, Sang Chul
    Ko, Hyoungho
    Park, Yonghwa
    Kim, Nam-Kuk
    Cho, Dong-il Dan
    2006 SICE-ICASE INTERNATIONAL JOINT CONFERENCE, VOLS 1-13, 2006, : 3913 - +
  • [14] Electroplated Metal Buried Interconnect and Through-Wafer Metal-Filled Via Technology for High-Power Integrated Electronics
    Ji, Chang-Hyeon
    Herrault, Florian
    Hopper, Peter
    Smeys, Peter
    Johnson, Peter
    Allen, Mark G.
    IEEE TRANSACTIONS ON ADVANCED PACKAGING, 2009, 32 (03): : 695 - 702
  • [15] Low Cost Fabrication of Micro Glass Cavities For MEMS Wafer Level and Hermetic Packaging
    Shang, Jintang
    Liu, Junwen
    Zhang, Di
    Chen, Boyin
    Xu, Chao
    Luo, Xinhu
    Yu, Hui
    Liu, Jingdong
    Huang, Qing-An
    Tang, Jieying
    Qin, Ming
    MEMS/NEMS NANO TECHNOLOGY, 2011, 483 : 23 - 33
  • [16] Wafer-level hermetic packaged microaccelerometer with fully differential BiCMOS interface circuit
    Ko, Hyoungho
    Park, Sangjun
    Choi, Byoungdoo
    Lee, Ahra
    Cho, Dong-Il
    SENSORS AND ACTUATORS A-PHYSICAL, 2007, 137 (01) : 25 - 33
  • [17] Wafer level hermetic sealing of MEMS devices with vertical feedthroughs using anodic bonding
    Torunbalci, Mustafa Mert
    Alper, Said Emre
    Akin, Tayfun
    SENSORS AND ACTUATORS A-PHYSICAL, 2015, 224 : 169 - 176
  • [18] An integrated cavity wafer level chip size package for MEMS applications
    Weiss, D
    Teomim, D
    Badihi, A
    Zilber, G
    MICROMACHINING AND MICROFABRICATION PROCESS TECHNOLOGY VII, 2001, 4557 : 183 - 191
  • [19] Wafer-level Hermetic Vacuum Micro-Packaging Technology for IR Detector Applications
    Garcia-Blanco, S.
    LeFoulgoc, K.
    Desroches, Y.
    Caron, J. S.
    Topart, P.
    Alain, C.
    Jerominek, H.
    2009 IEEE LEOS ANNUAL MEETING CONFERENCE PROCEEDINGS, VOLS 1AND 2, 2009, : 57 - 58
  • [20] Wafer Level Chip Scale Package Technology Applied to MEMS Pressure Sensor
    Del Sarto, Marco
    Maggi, Luca
    Chiarillo, Tiziano
    Duqi, Enri
    Baldo, Lorenzo
    Abbisogni, Adriano
    Daniele, Filippo
    2023 IEEE 73RD ELECTRONIC COMPONENTS AND TECHNOLOGY CONFERENCE, ECTC, 2023, : 1273 - 1278