共 42 条
- [11] Wafer-level vacuum/hermetic packaging technologies for MEMS RELIABILITY, PACKAGING, TESTING, AND CHARACTERIZATION OF MEMS/MOEMS AND NANODEVICES IX, 2010, 7592
- [12] Die and wafer-level hermetic sealing for MEMS applications IPACK 2007: PROCEEDINGS OF THE ASME INTERPACK CONFERENCE 2007, VOL 1, 2007, : 67 - 72
- [13] Wafer-level hermetic packaged dual-axis digital microaccelerometer 2006 SICE-ICASE INTERNATIONAL JOINT CONFERENCE, VOLS 1-13, 2006, : 3913 - +
- [14] Electroplated Metal Buried Interconnect and Through-Wafer Metal-Filled Via Technology for High-Power Integrated Electronics IEEE TRANSACTIONS ON ADVANCED PACKAGING, 2009, 32 (03): : 695 - 702
- [15] Low Cost Fabrication of Micro Glass Cavities For MEMS Wafer Level and Hermetic Packaging MEMS/NEMS NANO TECHNOLOGY, 2011, 483 : 23 - 33
- [18] An integrated cavity wafer level chip size package for MEMS applications MICROMACHINING AND MICROFABRICATION PROCESS TECHNOLOGY VII, 2001, 4557 : 183 - 191
- [19] Wafer-level Hermetic Vacuum Micro-Packaging Technology for IR Detector Applications 2009 IEEE LEOS ANNUAL MEETING CONFERENCE PROCEEDINGS, VOLS 1AND 2, 2009, : 57 - 58
- [20] Wafer Level Chip Scale Package Technology Applied to MEMS Pressure Sensor 2023 IEEE 73RD ELECTRONIC COMPONENTS AND TECHNOLOGY CONFERENCE, ECTC, 2023, : 1273 - 1278