Block Latency Insertion Method (Block-LIM) for Fast Transient Simulation of Tightly Coupled Transmission Lines

被引：5

作者：

Sekine, Tadatoshi ^{[1
]}

Asai, Hideki ^{[1
]}

机构：

[1] Shizuoka Univ, Grad Sch Sci & Tech, Dept Informat Sci & Tech, Naka Ku, Hamamatsu, Shizuoka 4328561, Japan

来源：

EMC 2009: IEEE INTERNATIONAL SYMPOSIUM ON ELECTROMAGNETIC COMPATIBILITY, TECHNICAL PAPER | 2009年

关键词：

NETWORKS;

D O I：

10.1109/ISEMC.2009.5284611

中图分类号：

TM [电工技术]; TN [电子技术、通信技术];

学科分类号：

0808 ; 0809 ;

摘要：

This paper describes a block matrix formulation of latency insertion method (LIM) for the fast transient simulation of the circuit which includes the elements such as mutual inductance and mutual capacitance. First, the basic formulation of LIM is shown. Next, the block-LIM formulation for the network with mutual inductance and mutual capacitance is described. Then, the block-LIM algorithm is applied to the tightly coupled transmission lines which are connected each other by a number of mutual inductors and capacitors. Finally, some numerical results are shown and it is confirmed that the proposed technique is useful and efficient for the simulations of the tightly coupled transmission lines.

引用

页码：253 / 257

页数：5

共 50 条

[1] Block-Latency Insertion Method (Block-LIM) for Fast Transient Simulation of Tightly Coupled Transmission Lines
Sekine, Tadatoshi
Asai, Hideki
IEEE TRANSACTIONS ON ELECTROMAGNETIC COMPATIBILITY, 2011, 53 (01) : 193 - 201
[2] Parallel-Distributed Block-LIM for Transient Simulation of Tightly Coupled Transmission Lines
Inoue, Yuta
Sekine, Tadatoshi
Asai, Hideki
IEEE TRANSACTIONS ON COMPONENTS PACKAGING AND MANUFACTURING TECHNOLOGY, 2013, 3 (04): : 670 - 677
[3] Parallel-Distributed Block-LIM-Based Fast Transient Simulation of Tightly Coupled Transmission Lines
Inoue, Yuta
Sekine, Tadatoshi
Asai, Hideki
2010 PROCEEDINGS 60TH ELECTRONIC COMPONENTS AND TECHNOLOGY CONFERENCE (ECTC), 2010, : 657 - 662
[4] HIE-Block Latency Insertion Method for Fast Transient Simulation of Nonuniform Multiconductor Transmission Lines
Takasaki, Takahiro
Sekine, Tadatoshi
Asai, Hideki
2014 19TH ASIA AND SOUTH PACIFIC DESIGN AUTOMATION CONFERENCE (ASP-DAC), 2014, : 774 - 779
[5] Alternating Direction Explicit-Latency Insertion Method (ADE-LIM) for the Fast Transient Simulation of Transmission Lines
Kurobe, Hiroki
Sekine, Tadatoshi
Asai, Hideki
IEEE TRANSACTIONS ON COMPONENTS PACKAGING AND MANUFACTURING TECHNOLOGY, 2012, 2 (05): : 783 - 792
[6] Latency insertion method (LIM) for the fast transient simulation of large networks
Schutt-Ainé, JE
IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS I-FUNDAMENTAL THEORY AND APPLICATIONS, 2001, 48 (01): : 81 - 89
[7] Nonlinear Block Latency Insertion Method for Fast Simulation of Strongly Coupled Network with CMOS Inverters
Hizawa, Yusuke
Kurobe, Hiroki
Sekine, Tadatoshi
Asai, Hideki
2011 IEEE ELECTRICAL DESIGN OF ADVANCED PACKAGING AND SYSTEMS SYMPOSIUM (EDAPS), 2011,
[8] Fast Transient Analysis of Nonuniform Multiconductor Transmission Lines Using HIE-Block-LIM
Takasaki, Takahiro
Sekine, Tadatoshi
Asai, Hideki
IEEE MICROWAVE AND WIRELESS COMPONENTS LETTERS, 2013, 23 (10) : 512 - 514
[9] Transient Simulation of Lossy Interconnects using the Latency Insertion Method (LIM)
Klokotov, Dmitri
Schutt-Aine, Jose
2008 IEEE-EPEP ELECTRICAL PERFORMANCE OF ELECTRONIC PACKAGING, 2008, : 233 - 236
[10] IBIS Simulation Using the Latency Insertion Method (LIM)
Schutt-Aine, Jose E.
Liu, Ping
Tan, Jilin
Varma, Ambrish
IEEE TRANSACTIONS ON COMPONENTS PACKAGING AND MANUFACTURING TECHNOLOGY, 2013, 3 (07): : 1228 - 1236

← 1 2 3 4 5 →