POIROT: A logic fault diagnosis tool and its applications

被引:133
作者
Venkataraman, S [1 ]
Drummonds, SB [1 ]
机构
[1] Intel Corp, Hillsboro, OR 97124 USA
来源
INTERNATIONAL TEST CONFERENCE 2000, PROCEEDINGS | 2000年
关键词
D O I
10.1109/TEST.2000.894213
中图分类号
TP301 [理论、方法];
学科分类号
081202 ;
摘要
Logic fault diagnosis or fault isolation is the process of analyzing the failing logic portions of an integrated circuit to isolate the cause of failure. Fault diagnosis plays an important role in multiple applications at different stages of design and manufacturing A logic diagnosis tool with applicability to a spectrum of logic DFT, ATPG and test strategies including full/almost full-scan circuits with combinational APTG, partial-scan and non-scan circuits with sequential APTG and to functional patterns in general is presented. Novel features incorporated into the tool include static and dynamic structural processing for partial-scan circuits, windowed fault simulation, and diagnostic models for open defects and cover algorithms for multiple fault diagnosis. Experimental results include simulation results on processor functional blocks; and silicon results on chipsets and processors from artificially induced defects and production fallout.
引用
收藏
页码:253 / 262
页数:10
相关论文
共 14 条
[1]  
ABRAMOVICI M, 1990, DIGITAL SYSTEM TESTI
[2]  
ABRAMOVICI M, 1997, IEEE INT TEST C
[3]  
CHESS B, P IEEE ACM INT C COM, P185
[4]  
CHRISTIE A, 1996, LABORS HERCULES
[5]  
HONG Y, 1997, P IEEE INT TEST C, P304
[6]  
LAVO DB, P IEEE INT TEST C OC, P887
[7]  
LAVO DB, P IEEE INT TEST C OC, P611
[8]  
Millman S. D., P IEEE INT TEST C OC, P860
[9]   Novel optical probing technique for flip chip packaged microprocessors [J].
Paniccia, M ;
Eiles, T ;
Rao, VRM ;
Yee, WM .
INTERNATIONAL TEST CONFERENCE 1998, PROCEEDINGS, 1998, :740-747
[10]  
RYAN PG, P IEEE ACM INT C COM, P508