Improved topology of DC capacitors for differential mode noise mitigation in inverter

被引：0
作者：
Yade, O. [1 ]
Martin, C. [1 ]
Breard, A. [1 ]
Vollaire, C. [1 ]
Meuret, R. [2 ]
Ali, M. [2 ]
机构：
[1] Univ Claude Bernard Lyon 1, Univ Lyon, Ecole Cent Lyon, Ampere CNRS 5005, F-69100 Villeurbanne, France
[2] Safran Elect & Power, Etab Reau Bat 5B Rond Point Rene Ravaud BP 42, F-77551 Moissy Cramayel, France
来源：
2018 JOINT IEEE INTERNATIONAL SYMPOSIUM ON ELECTROMAGNETIC COMPATIBILITY AND 2018 IEEE ASIA-PACIFIC SYMPOSIUM ON ELECTROMAGNETIC COMPATIBILITY (EMC/APEMC) | 2018年
基金：
欧盟地平线“2020”;
关键词：
coupling capacitor; topology; EMI; EMI filter; DESIGN;
D O I：
暂无
中图分类号：
TM [电工技术]; TN [电子技术、通信技术];
学科分类号：
0808 ; 0809 ;
摘要：
This paper proposes improved decoupling capacitor topology in order to mitigate differential mode disturbance generated by inverter towards power supply. At first, a description of the setup used and its dedicated electrical model is made. This part allows validating the accuracy of the model. Then, frequency domain analysis is operated in order to explain each topology behavior regarding differential mode disturbance. The location of capacitors in the inverter is compared through frequency domain simulation on the one hand and experimental results on the other hand. An application is made by designing EMI filter, based on discrete LC components, and assessing efficiency involved by improved topology.
引用
收藏
页码：1225 / 1229
页数：5
相关论文
共 50 条
[31]   Circuit Topology and Operation of a Step-Up Multilevel Inverter With a Single DC Source [J].
Taghvaie, Amir ;
Adabi, Jafar ;
Rezanejad, Mohammad .
IEEE TRANSACTIONS ON INDUSTRIAL ELECTRONICS, 2016, 63 (11) :6643-6652
[32]   An Optimized Multilevel Inverter Topology with Symmetrical and Asymmetrical DC Sources for Sustainable Energy Applications [J].
Manjunatha, B. M. ;
Rao, S. Nagaraja ;
Kumar, A. Suresh ;
Zabeen, K. Shaguftha ;
Lakshminarayanan, Sanjay ;
Reddy, A. Vishwanath .
ENGINEERING TECHNOLOGY & APPLIED SCIENCE RESEARCH, 2020, 10 (03) :5719-5723
[33]   IMPROVED DECODING OF ANALOG MODULO BLOCK CODES FOR NOISE MITIGATION [J].
Schmitz, Tim ;
Tax, Peter ;
Vary, Peter .
2016 IEEE INTERNATIONAL CONFERENCE ON ACOUSTICS, SPEECH AND SIGNAL PROCESSING PROCEEDINGS, 2016, :3861-3865
[34]   A Simple Dual Three-Level Inverter Topology With Improved Fault Tolerance [J].
Karthik, A. ;
Loganathan, Umanand .
IEEE JOURNAL OF EMERGING AND SELECTED TOPICS IN POWER ELECTRONICS, 2021, 9 (05) :5954-5961
[35]   Passive Common-Noise Canceller Placed on the Inverter DC-Side [J].
Tanabe, Kakiemon ;
Ogasawara, Satoshi ;
Orikawa, Koji .
IEEJ Transactions on Industry Applications, 2024, 144 (11) :782-789
[36]   Improvement of EMI Behavior of NPC Multilevel Inverter without Balancing the Voltage Boundaries of DC Bank Capacitors [J].
Rasoanarivo, Ignace ;
Martin, Jean Philippe ;
Pierfederici, Serge .
2010 IEEE ENERGY CONVERSION CONGRESS AND EXPOSITION, 2010, :2320-2325
[37]   The Improved Topology and Control Strategy for the HCLC in the Multiterminal Flexible DC Grid [J].
Li, Bin ;
He, Jiawei ;
Li, Ye ;
Sun, Qiang ;
Mao, Qiyang ;
Wen, Weijie .
IEEE JOURNAL OF EMERGING AND SELECTED TOPICS IN POWER ELECTRONICS, 2021, 9 (02) :1795-1807
[38]   Common-Mode Voltage Cancellation in PWM Motor Drives With Balanced Inverter Topology [J].
Han, Di ;
Morris, Casey T. ;
Sarlioglu, Bulent .
IEEE TRANSACTIONS ON INDUSTRIAL ELECTRONICS, 2017, 64 (04) :2683-2688
[39]   Conducted common-mode electromagnetic interference suppression in the AC and DC sides of a grid-connected inverter [J].
Liu, Yitao ;
Mei, Zhaozhao ;
Jiang, Shiqi ;
Liang, Weihua .
IET POWER ELECTRONICS, 2020, 13 (13) :2926-2934
[40]   Suppression of common-mode input electromagnetic interference noise in DC-DC converters using the active filtering method [J].
Hamza, D. ;
Sawan, M. ;
Jain, P. K. .
IET POWER ELECTRONICS, 2011, 4 (07) :776-784
12345