Theoretical analysis of bus-invert coding

被引:22
|
作者
Lin, RB [1 ]
Tsai, CM [1 ]
机构
[1] Yuan Ze Univ, Dept Comp Engn & Sci, Chungli 320, Taiwan
关键词
analysis; low-power design; switching activity; system-level; VLSI;
D O I
10.1109/TVLSI.2002.808456
中图分类号
TP3 [计算技术、计算机技术];
学科分类号
0812 ;
摘要
The closed-form formulas derived from the Markov chains depicting the bus-invert coding processes for even and odd bus widths are employed to compute switching activity and weight per bus transfer, to explain the diminishing returns with increasing bus width and to show the nonviability of partitioning a bus into smaller buses of odd number bits, etc. Probing into the codewords generated by the coding process, we obtain the same closed-form formulas as that obtained by the Markov-based approach. Our contributions, are forming a superset over the previously published theoretical results and providing comprehensive background information for exploiting the bus-invert method for low-power applications.
引用
收藏
页码:929 / 935
页数:7
相关论文
共 50 条
  • [1] Theoretical analysis of bus-invert coding
    Lin, RB
    Tsai, CN
    PROCEEDINGS OF THE 43RD IEEE MIDWEST SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOLS I-III, 2000, : 742 - 745
  • [2] Optimality of Bus-Invert Coding
    Rokhani, Fakhrul Z.
    Kan, Wen-Chih
    Kieffer, John
    Sobelman, Gerald E.
    IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS II-EXPRESS BRIEFS, 2008, 55 (11) : 1134 - 1138
  • [3] Coupling reduction analysis of bus-invert coding
    Lin, RB
    2005 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS (ISCAS), VOLS 1-6, CONFERENCE PROCEEDINGS, 2005, : 5862 - 5865
  • [4] Reduction of bus transitions with partial bus-invert coding
    Shin, YS
    Chae, SI
    Choi, KY
    ELECTRONICS LETTERS, 1998, 34 (07) : 642 - 643
  • [5] Bus-Invert Coding for LUT-based FPGAs
    Knittel, G.
    Norchip 2005, Proceedings, 2005, : 218 - 221
  • [6] Inter-wire coupling reduction analysis of bus-invert coding
    Lin, Rung-Bin
    IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS I-REGULAR PAPERS, 2008, 55 (07) : 1911 - 1920
  • [7] A novel low-power bus design for bus-invert coding
    Yoon, Myungchul
    Roh, Byeong-Hee
    IEICE TRANSACTIONS ON ELECTRONICS, 2007, E90C (04) : 731 - 734
  • [8] Partial bus-invert coding for power optimization of system level bus
    Shin, YS
    Chae, SI
    Choi, KY
    1998 INTERNATIONAL SYMPOSIUM ON LOW POWER ELECTRONICS AND DESIGN - PROCEEDINGS, 1998, : 127 - 129
  • [9] BUS-INVERT CODING FOR LOW-POWER I/O
    STAN, MR
    BURLESON, WP
    IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, 1995, 3 (01) : 49 - 58
  • [10] A Segmental Bus-Invert Coding Method for Instruction Memory Data Bus Power Efficiency
    Gu, Ji
    Guo, Hui
    ISCAS: 2009 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOLS 1-5, 2009, : 137 - 140