Gate oxide breakdown under current limited constant voltage stress

被引：86

作者：

Linder, BP ^{[1
]}

Stathis, JH ^{[1
]}

Wachnik, RA ^{[1
]}

Wu, E ^{[1
]}

Cohen, SA ^{[1
]}

Ray, A ^{[1
]}

Vayshenker, A ^{[1
]}

机构：

[1] IBM Corp, Div Res, TJ Watson Res Ctr, Yorktown Hts, NY 10598 USA

来源：

2000 SYMPOSIUM ON VLSI TECHNOLOGY, DIGEST OF TECHNICAL PAPERS | 2000年

关键词：

D O I：

10.1109/VLSIT.2000.852830

中图分类号：

TP3 [计算技术、计算机技术];

学科分类号：

0812 ;

摘要：

Ultra-thin oxide reliability has become an important issue in integrated circuit scaling. Present reliability methodology stresses oxides with a low impedance voltage source. This, though, does not represent the stress under circuit configurations, in which transistors are driven by other transistors. A Current Limited Constant Voltage Stress simulates circuit stress well. Limiting the current during the breakdown event reduces the post-breakdown conduction. Limiting the current to a sufficiently low value may prevent device failure, altogether.

引用

页码：214 / 215

页数：2

共 5 条

[1]

Degraeve R., 1999, 1999 Symposium on VLSI Technology. Digest of Technical Papers (IEEE Cat. No.99CH36325), P59, DOI 10.1109/VLSIT.1999.799339

[2]

Semiconductor Industry Association, 1999, INT TECHN ROADM SEM

[3] Reliability projection for ultra-thin oxides at low voltage [J].

Stathis, JH ;

DiMaria, DJ .

INTERNATIONAL ELECTRON DEVICES MEETING 1998 - TECHNICAL DIGEST, 1998, :167-170

[4] Ultra-thin gate dielectrics: They break down, but do they fail? [J].

Weir, BE ;

Silverman, PJ ;

Monroe, D ;

Krisch, KS ;

Alam, MA ;

Alers, GB ;

Sorsch, TW ;

Timp, GL ;

Baumann, F ;

Liu, CT ;

Ma, Y ;

Hwang, D .

INTERNATIONAL ELECTRON DEVICES MEETING - 1997, TECHNICAL DIGEST, 1997, :73-76

[5] Challenges for accurate reliability projections in the ultra-thin oxide regime [J].

Wu, EY ;

Abadeer, WW ;

Han, LK ;

Lo, SH ;

Hueckel, GR .

1999 IEEE INTERNATIONAL RELIABILITY PHYSICS SYMPOSIUM PROCEEDINGS - 37TH ANNUAL, 1999, :57-65

← 1 →