QCEC: A JKQ tool for quantum circuit equivalence checking

被引:5
作者
Burgholzer, Lukas [1 ]
Wille, Robert [1 ,2 ]
机构
[1] Johannes Kepler Univ Linz, Inst Integrated Circuits, A-4040 Linz, Austria
[2] Software Competence Ctr Hagenberg GmbH SCCH, A-4232 Hagenberg, Austria
关键词
Quantum computing; Equivalence checking; Decision diagrams;
D O I
10.1016/j.simpa.2020.100051
中图分类号
TP31 [计算机软件];
学科分类号
081202 ; 0835 ;
摘要
Quantum computing is gaining serious momentum in these days. With increasing capabilities of corresponding devices also comes the need for efficient and automated tools to design them. Verification, i.e., ensuring that the originally intended functionality of a quantum algorithm/circuit is preserved throughout all layers of abstraction during the design process, is a vital part of the quantum software stack. In this work, we present QCEC, a tool for quantum circuit equivalence checking which is part of the JKQ toolset for quantum computing. By exploiting characteristics unique to quantum computing, the tool allows users to efficiently verify the equivalence of two quantum circuits using a variety of methods and strategies.
引用
收藏
页数:3
相关论文
共 50 条
  • [21] Semantic Program Alignment for Equivalence Checking
    Churchill, Berkeley
    Padon, Oded
    Sharma, Rahul
    Aiken, Alex
    PROCEEDINGS OF THE 40TH ACM SIGPLAN CONFERENCE ON PROGRAMMING LANGUAGE DESIGN AND IMPLEMENTATION (PLDI '19), 2019, : 1027 - 1040
  • [22] Arithmetic Operand Ordering for Equivalence Checking
    Weng, Yanling
    Ge, Haitong
    Yan, Xiaolang
    Kun, Ren
    Tsinghua Science and Technology, 2007, 12 (SUPPL. 1): : 235 - 239
  • [23] Equivalence Checking using Grobner Bases
    Sayed-Ahmed, Amr
    Grosse, Daniel
    Soeken, Mathias
    Drechsler, Rolf
    PROCEEDINGS OF THE 2016 16TH CONFERENCE ON FORMAL METHODS IN COMPUTER-AIDED DESIGN (FMCAD 2016), 2016, : 169 - 176
  • [24] Equivalence Checking For Synchronous Elastic Circuits
    Wijayasekara, Vidura
    Srinivasan, Sudarshan K.
    2013 ELEVENTH ACM/IEEE INTERNATIONAL CONFERENCE ON FORMAL METHODS AND MODELS FOR CODESIGN (MEMOCODE 2013), 2013, : 109 - 118
  • [25] Combinational Equivalence Checking for Threshold Logic Circuits
    Gowda, Tejaswi
    Vrudhula, Sarma
    Konjevod, Goran
    GLSVLSI'07: PROCEEDINGS OF THE 2007 ACM GREAT LAKES SYMPOSIUM ON VLSI, 2007, : 102 - 107
  • [26] RANDOMIZED ALGORITHM FOR CHECKING EQUIVALENCE OF CIRCULAR LISTS
    ITAI, A
    INFORMATION PROCESSING LETTERS, 1979, 9 (03) : 118 - 121
  • [27] A General Equivalence Checking Framework for Multivalued Logic
    Lin, Chia-Chun
    Yen, Hsin-Ping
    Wei, Sheng-Hsiu
    Chen, Pei-Pei
    Chen, Yung-Chih
    Wang, Chun-Yao
    2021 26TH ASIA AND SOUTH PACIFIC DESIGN AUTOMATION CONFERENCE (ASP-DAC), 2021, : 61 - 66
  • [28] EQUIVALENCE CHECKING OF COMMUNICATING UML STATECHART DIAGRAMS
    Lam, Vitus S. W.
    Padget, Julian
    INTERNATIONAL JOURNAL OF SOFTWARE ENGINEERING AND KNOWLEDGE ENGINEERING, 2012, 22 (02) : 265 - 304
  • [29] Sequential equivalence checking based on structural similarities
    van Eijk, CAJ
    IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, 2000, 19 (07) : 814 - 819
  • [30] Combinational equivalence checking through function transformation
    Kwak, HH
    Moon, IH
    Kukula, JH
    Shiple, TR
    IEEE/ACM INTERNATIONAL CONFERENCE ON CAD-02, DIGEST OF TECHNICAL PAPERS, 2002, : 526 - 533