A Configurable Length, Fused Multiply-Add Floating Point Unit for a VLIW Processor

被引：3
作者：
Chouliaras, V. A. [1 ]
Manolopoulos, K. [2 ]
Reisis, D. [2 ]
机构：
[1] Univ Loughborough, Dept Elect & Elect Engn, Loughborough, Leics, England
[2] Natl & Kapodistrian Univ Athens, Elect Lab, Dept Phys, Athens, Greece
来源：
IEEE INTERNATIONAL SOC CONFERENCE, PROCEEDINGS | 2009年
关键词：
D O I：
10.1109/SOCCON.2009.5398088
中图分类号：
TM [电工技术]; TN [电子技术、通信技术];
学科分类号：
0808 ; 0809 ;
摘要：
The efficiency of Fused Multiply Add units plays a key role in the processor's performance for a variety of applications. A design keeping the advantages of the FMA regarding the latency and the hardware utilization and also improving the result's accuracy in both normalized and denormalized numbers is the subject of this work. The FMA unit has configurable latency and it is integrated in a VLIW processor. The VLSI TSMC 0.13 implementation achieved an operating frequency of 232.6 MHz and a final post-routed area of 121900.478 um(2).
引用
收藏
页码：93 / +
页数：2
相关论文
共 15 条
[1]   Dual-mode floating-point adder architectures [J].
Akkas, Ahmet .
JOURNAL OF SYSTEMS ARCHITECTURE, 2008, 54 (12) :1129-1142
[2]  
*ANSI IEEE, 1985, 7541985 ANSIIEEE
[3]  
BEAUCHAT JL, 2002, P 12 C FIELD PROGR L, P513
[4]  
Chouliaras V.A., 2006, P 13 IEEE INT C EL C
[5]   The IBM eServer z990 floating-point unit [J].
Gerwig, G ;
Wetter, H ;
Schwarz, EM ;
Haess, J ;
Krygowski, CA ;
Fleischer, BM ;
Kroener, M .
IBM JOURNAL OF RESEARCH AND DEVELOPMENT, 2004, 48 (3-4) :311-322
[6]   Xtensa: A configurable and extensible processor [J].
Gonzalez, RE .
IEEE MICRO, 2000, 20 (02) :60-70
[7]  
Hinds C., 1999, 33 AS C SIGN SYST CO, P147
[8]   2ND-GENERATION RISC FLOATING POINT WITH MULTIPLY-ADD FUSED [J].
HOKENEK, E ;
MONTOYE, RK ;
COOK, PW .
IEEE JOURNAL OF SOLID-STATE CIRCUITS, 1990, 25 (05) :1207-1213
[9]   Configurable processors: A new era in chip design [J].
Leibson, S ;
Kim, J .
COMPUTER, 2005, 38 (07) :51-+
[10]   IMPLEMENTATION OF EFFICIENT FFT ALGORITHMS ON FUSED MULTIPLY ADD ARCHITECTURES [J].
LINZER, EN ;
FEIG, E .
IEEE TRANSACTIONS ON SIGNAL PROCESSING, 1993, 41 (01) :93-107
12