A 60-mW 200-MHz continuous-time seventh-order linear phase filter with on-chip automatic tuning system

被引:69
作者
Silva-Martínez, J
Adut, J
Rocha-Perez, JM
Robinson, M
Rokhsaz, S
机构
[1] Texas A&M Univ, Analog & Mixed Signal Ctr, Dept Elect Engn, College Stn, TX 77843 USA
[2] Xilinx Inc, Commun Technol Div, Austin, TX 78746 USA
关键词
automatic tuning systems; common-mode feedback circuits (CMFB); continuous-time filters; linear operational transconductance amplifiers;
D O I
10.1109/JSSC.2002.807402
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
A full CMOS seventh-order linear phase filter based on g(m)-C biquads with a -3-dB frequency of 200 MHz is realized in 0.35-mum CMOS process. The linear operational transconductance amplifier is based on,complementary differential pairs in order to achieve both low-distortion figures and high-frequency operation. The common-mode feedback (CMFB) employed takes advantage of the filter architecture; incorporating the load capacitors into the CMFB loop improves further its phase margin. A very simple automatic tuning system corrects the filter deviations due to process parameter tolerances and temperature variations. The group delay ripple is less than 5 % for frequencies up to 300 MHz, while the power consumption is 60 mW. The third-harmonic distortion is less than -44 dB for input signals up to 500 mV(PP). The filter active area is only 900 x 200 mum(2). The supply voltages used are +/-1.5 V. Index Terms-Automatic tuning systems, common-mode feedback circuits (CMFB), continuous-time filters, linear operational transconductance amplifiers.
引用
收藏
页码:216 / 225
页数:10
相关论文
共 16 条
[1]  
Altekar S., 2001, 2001 IEEE International Solid-State Circuits Conference. Digest of Technical Papers. ISSCC (Cat. No.01CH37177), P184, DOI 10.1109/ISSCC.2001.912596
[2]   A 450-Mb/s analog front end for PRML read channels [J].
Bloodworth, BE ;
Siniscalchi, PP ;
De Veirman, GA ;
Jezdic, A ;
Pierson, R ;
Sundararaman, R .
IEEE JOURNAL OF SOLID-STATE CIRCUITS, 1999, 34 (11) :1661-1675
[3]   An eighth-order CMOS low-pass filter with 30-120 MHz tuning range and programmable boost [J].
Bollati, G ;
Marchese, S ;
Demicheli, M ;
Castello, R .
IEEE JOURNAL OF SOLID-STATE CIRCUITS, 2001, 36 (07) :1056-1066
[4]   A 50-MHz standard CMOS pulse equalizer for hard disk read channels [J].
Dehaene, W ;
Steyaert, MSJ ;
Sansen, W .
IEEE JOURNAL OF SOLID-STATE CIRCUITS, 1997, 32 (07) :977-988
[5]   Design considerations and implementation of a programmable high-frequency continuous-time filter and variable-gain amplifier in submicrometer CMOS [J].
Gopinathan, V ;
Tarsia, M ;
Choi, D .
IEEE JOURNAL OF SOLID-STATE CIRCUITS, 1999, 34 (12) :1698-1707
[6]   A 160-MHz analog equalizer for magnetic disk read channels [J].
Kiriaki, S ;
Viswanathan, TL ;
Feygin, G ;
Staszewski, B ;
Pierson, R ;
Krenik, B ;
deWit, M ;
Nagaraj, K .
IEEE JOURNAL OF SOLID-STATE CIRCUITS, 1997, 32 (11) :1839-1850
[7]  
LOPEZMARTINEZ A, 2001, P IEEE INT S CIRC SY, V1, P156
[8]   A CMOS continuous-time G(m)-C filter for PRML read channel applications at 150 mb/s and beyond [J].
Mehr, I ;
Welland, DR .
IEEE JOURNAL OF SOLID-STATE CIRCUITS, 1997, 32 (04) :499-513
[10]  
PAI PKD, 1997, IEEE J SOLID-ST CIRC, V32, P977