SCR ESD protection with reduced trigger voltage

被引：0
|
作者：
Nikolaidis, T [1 ]
Papadas, C [1 ]
机构：
[1] ISD SA, Athens 15233, Greece
来源：
ELECTRONICS LETTERS | 2003年 / 39卷 / 07期
关键词：
D O I：
10.1049/el:20030405
中图分类号：
TM [电工技术]; TN [电子技术、通信技术];
学科分类号：
0808 ; 0809 ;
摘要：
A novel silicon controlled rectifier (SCR) electrostatic discharge (ESD) protection compatible with the advanced deep submicron triple well CMOS technologies is presented. By forward biasing the p-well/cathode junction, while keeping the n-well floating during ESD, the SCR trigger and holding voltages coincide at similar to1 V This value can be increased by a composite SCR/diode string circuit.
引用
收藏
页码：608 / 609
页数：2
相关论文
共 50 条
  • [31] CMOS on-chip electrostatic discharge protection circuit using four-SCR structures with low ESD-trigger voltage
    Ker, Ming-Dou
    Wu, Chung-Yu
    1600, (37):
  • [32] A novel SCR for ESD protection in ICs
    Cui, Qiang
    Liou, Juin J.
    Han, Yan
    Dong, Shurong
    Zhu, Yuming
    Peng, Cheng
    ASICON 2007: 2007 7TH INTERNATIONAL CONFERENCE ON ASIC, VOLS 1 AND 2, PROCEEDINGS, 2007, : 612 - 615
  • [33] Investigation of the trigger voltage walk-in effect in LDMOS for high-voltage ESD protection
    梁海莲
    董树荣
    顾晓峰
    钟雷
    吴健
    于宗光
    Journal of Semiconductors, 2014, 35 (09) : 60 - 63
  • [34] Investigation of the trigger voltage walk-in effect in LDMOS for high- voltage ESD protection
    Liang Hailian
    Dong Shurong
    Gu Xiaofeng
    Zhong Lei
    Wu Jian
    Yu Zongguang
    JOURNAL OF SEMICONDUCTORS, 2014, 35 (09)
  • [35] An on-chip ESD protection circuit with low trigger voltage in BICMOS technology
    Wang, AZH
    Tsay, CH
    IEEE JOURNAL OF SOLID-STATE CIRCUITS, 2001, 36 (01) : 40 - 45
  • [36] High Blocking Voltage ESD Timer Clamp With Mis-Trigger Protection
    Luo, Sirui
    Parthasarathy, Srivatsan
    Salcedo, Javier A.
    Hajjar, Jean-Jacques
    2017 39TH ELECTRICAL OVERSTRESS/ELECTROSTATIC DISCHARGE SYMPOSIUM (EOS/ESD), 2017,
  • [37] Lower Trigger Voltage Design For ESD Protection Device Applied in PMIC Application
    He, Yi-Ning
    Chen, Lu-An
    Tang, Tien-Hao
    Su, Kuan-Cheng
    2014 IEEE INTERNATIONAL RELIABILITY PHYSICS SYMPOSIUM, 2014,
  • [38] NLDD/PHALO-Assisted Low-Trigger SCR for High-Voltage-Tolerant ESD Protection Without Using Extra Masks
    Shan, Yi
    He, John
    Hu, Brian
    Liu, Jian
    Huang, Wen
    IEEE ELECTRON DEVICE LETTERS, 2009, 30 (07) : 778 - 780
  • [39] A NOVEL DUAL DIRECTION SCR WITH DUMMY GATE STRUCTURE FOR HIGH VOLTAGE ESD PROTECTION
    Jin, Xiangliang
    Wang, Yang
    2018 IEEE ASIA PACIFIC CONFERENCE ON CIRCUITS AND SYSTEMS (APCCAS 2018), 2018, : 443 - 446
  • [40] Development of a new high holding voltage SCR-based ESD protection structure
    Meneghesso, G.
    Tazzoli, A.
    Marino, F. A.
    Cordoni, M.
    Colombo, P.
    2008 IEEE INTERNATIONAL RELIABILITY PHYSICS SYMPOSIUM PROCEEDINGS - 46TH ANNUAL, 2008, : 3 - +
12345