SCR ESD protection with reduced trigger voltage

被引:0
|
作者
Nikolaidis, T [1 ]
Papadas, C [1 ]
机构
[1] ISD SA, Athens 15233, Greece
关键词
D O I
10.1049/el:20030405
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
A novel silicon controlled rectifier (SCR) electrostatic discharge (ESD) protection compatible with the advanced deep submicron triple well CMOS technologies is presented. By forward biasing the p-well/cathode junction, while keeping the n-well floating during ESD, the SCR trigger and holding voltages coincide at similar to1 V This value can be increased by a composite SCR/diode string circuit.
引用
收藏
页码:608 / 609
页数:2
相关论文
共 50 条
  • [21] An on-chip NMOS ESD protection circuit with low trigger voltage and high ESD robustness
    Chen, Di-Ping
    Liu, Xing
    He, Long
    Chen, Si-Yuan
    Hunan Daxue Xuebao/Journal of Hunan University Natural Sciences, 2 (115-118):
  • [22] Effect of RF Signals on TVS Diode Trigger Voltage for ESD Protection
    Maghlakelidze, Giorgi
    Marathe, Shubhankar
    Huang, Wei
    Willemen, Joost
    Pommerenke, David
    2020 IEEE INTERNATIONAL SYMPOSIUM ON ELECTROMAGNETIC COMPATIBILITY AND SIGNAL & POWER INTEGRITY VIRTUAL SYMPOSIUM(IEEE EMC+SIPI), 2020, : 194 - 199
  • [23] Design of Dual-Direction SCR With High Holding Voltage for High Voltage ESD Protection
    Liu, Yujie
    Jin, Xiangliang
    2022 INTERNATIONAL EOS/ESD SYMPOSIUM ON DESIGN AND SYSTEM (IEDS), 2022,
  • [24] π-SCR Device for Broadband ESD Protection in Low-Voltage CMOS Technology
    Lin, Chun-Yu
    Lai, Yu-Hsuan
    IEEE TRANSACTIONS ON ELECTRON DEVICES, 2019, 66 (09) : 4107 - 4110
  • [25] The Novel SCR-Based ESD Protection Device with High Holding Voltage
    Won, Jong-Il
    Shin, Samuell
    Ha, Ka-San
    Kwon, Jong-Ki
    Koo, Yong-Seo
    ISCAS: 2009 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOLS 1-5, 2009, : 1779 - +
  • [26] An improved GGNMOS triggered SCR for high holding voltage ESD protection applications
    张帅
    董树荣
    吴晓京
    曾杰
    钟雷
    吴健
    ChinesePhysicsB, 2015, 24 (10) : 595 - 597
  • [27] Dynamic Voltage Overshoot During Triggering of an SCR-Type ESD Protection
    Notermans, Guido
    Ritter, Hans-Martin
    Holland, Steffen
    Pogany, Dionyz
    IEEE TRANSACTIONS ON DEVICE AND MATERIALS RELIABILITY, 2019, 19 (04) : 583 - 590
  • [28] The design of high holding voltage SCR for whole-chip ESD protection
    Koo, Yong-Seo
    Lee, Kwang-Yeob
    Kim, Kui-Dong
    Kwon, Jong-Ki
    IEICE ELECTRONICS EXPRESS, 2008, 5 (17): : 624 - 630
  • [29] An improved GGNMOS triggered SCR for high holding voltage ESD protection applications
    Zhang Shuai
    Dong Shu-Rong
    Wu Xiao-Jing
    Zeng Jie
    Zhong Lei
    Wu Jian
    CHINESE PHYSICS B, 2015, 24 (10)
  • [30] CMOS ON-CHIP ELECTROSTATIC DISCHARGE PROTECTION CIRCUIT USING 4-SCR STRUCTURES WITH LOW ESD-TRIGGER VOLTAGE
    KER, MD
    WU, CY
    SOLID-STATE ELECTRONICS, 1994, 37 (01) : 17 - 26