MTMR-SNQM: Multi-Tunnel Magnetoresistance Spintronic Non-volatile Quaternary Memory

被引:16
作者
Amirany, Abdolah [1 ]
Moaiyeri, Mohammad Hossein [1 ]
Jafari, Kian [1 ]
机构
[1] Shahid Beheshti Univ, Fac Elect Engn, Tehran, Iran
来源
2021 IEEE 51ST INTERNATIONAL SYMPOSIUM ON MULTIPLE-VALUED LOGIC (ISMVL 2021) | 2021年
关键词
Quaternary logic; Spintronic; Low power design; GAA-CNTFET; MTJ; CARBON NANOTUBE FETS; VIRTUAL-SOURCE MODEL; PERFORMANCE; CIRCUITS; DESIGN;
D O I
10.1109/ISMVL51352.2021.00037
中图分类号
TP301 [理论、方法];
学科分类号
081202 ;
摘要
Multi-value logic (MVL) is one of the options considered by researchers to overcome the limitations of the conventional binary logic because of their remarkable features such as lower transmission power consumption, lower area, interconnect, and pins. Quaternary logic is one of the forms of MVLs that has received special attention due to its compatibility with binary logic. In this paper, a quaternary non-volatile memory cell is designed and simulated using the threshold voltage tunability feature of gate-all-around carbon nanotube field-effect transistor transistors (GAA-CNTFET) and non-volatile property of the magnetic tunnel junctions (MTJ). The simulation results show that while our proposed quaternary memory occupies a smaller area than the existing non-volatile quaternary memory, it consumes 31% and 33% lower average and static power, respectively. The Monte-Carlo simulations also show the correct operation of the proposed memory even in the presence of process variations.
引用
收藏
页码:172 / 177
页数:6
相关论文
共 32 条
[1]  
Amirany A., 2020, IEEE T EMERG TOP COM, P1
[2]   BVA-NQSL: A Bio-Inspired Variation-Aware Nonvolatile Quaternary Spintronic Latch [J].
Amirany, Abdolah ;
Jafari, Kian ;
Moaiyeri, Mohammad Hossein .
IEEE MAGNETICS LETTERS, 2020, 11 (11)
[3]   True Random Number Generator for Reliable Hardware Security Modules Based on a Neuromorphic Variation-Tolerant Spintronic Structure [J].
Amirany, Abdolah ;
Jafari, Kian ;
Moaiyeri, Mohammad Hossein .
IEEE TRANSACTIONS ON NANOTECHNOLOGY, 2020, 19 :784-791
[4]   Nonvolatile Spin-Based Radiation Hardened Retention Latch and Flip-Flop [J].
Amirany, Abdolah ;
Marvi, Fahimeh ;
Jafari, Kian ;
Rajaei, Ramin .
IEEE TRANSACTIONS ON NANOTECHNOLOGY, 2019, 18 :1089-1096
[5]   Spin-Based Fully Nonvolatile Full-Adder Circuit for Computing in Memory [J].
Amirany, Abdolah ;
Rajaei, Ramin .
SPIN, 2019, 9 (01)
[6]   Fully Nonvolatile and Low Power Full Adder Based on Spin Transfer Torque Magnetic Tunnel Junction With Spin-Hall Effect Assistance [J].
Amirany, Abdolah ;
Rajaei, Ramin .
IEEE TRANSACTIONS ON MAGNETICS, 2018, 54 (12)
[7]  
Amiri AS, 2019, IEEE INT SYM MED MEA
[8]   Novel voltage-mode CMOS quaternary logic design [J].
da Silva, Ricardo Cunha G. ;
Boudinov, Henri ;
Carro, Luigi .
IEEE TRANSACTIONS ON ELECTRON DEVICES, 2006, 53 (06) :1480-1483
[9]   A New Method for Design of CNFET-Based Quaternary Circuits [J].
Doostaregan, Akbar ;
Abrishamifar, Adib .
CIRCUITS SYSTEMS AND SIGNAL PROCESSING, 2019, 38 (06) :2588-2606
[10]  
Ghelichkhan M., 2019, CIRC SYST SIGNAL PR