Alpha Soft Error Rate of FDSOI 28 nm SRAMs: Experimental Testing and Simulation Analysis

被引：0

作者：

Malherbe, Victor ^{[1
,2
,3
]}

Gasiot, Gilles ^{[1
]}

Soussan, Dimitri ^{[1
]}

Patris, Aurelien ^{[2
,3
]}

Autran, Jean-Luc ^{[2
,3
]}

Roche, Philippe ^{[1
]}

机构：

[1] STMicroelectronics, 850 Rue Jean Monnet, F-38926 Crolles, France

[2] Aix Marseille Univ, Marseille, France

[3] CNRS, IM2NP, UMR7334, Marseille, France

来源：

2015 IEEE INTERNATIONAL RELIABILITY PHYSICS SYMPOSIUM (IRPS) | 2015年

关键词：

DEVICE SIMULATION; CHARGE COLLECTION;

D O I：

暂无

中图分类号：

TM [电工技术]; TN [电子技术、通信技术];

学科分类号：

0808 ; 0809 ;

摘要：

We report on soft error rate measurements on 28 nm commercial FDSOI SRAM bitcells under alpha irradiation. The technology proves to be experimentally quasi-immune to alpha particles. Simulation results are also presented, through 3D-TCAD investigations of the transport mechanisms followed by Monte-Carlo simulations of the charge deposition.

引用

页数：6

共 50 条

[41] Comparative Analysis of Flip-Flop Architectures for Subthreshold Applications in 28nm FDSOI
Late, Even
Vatanjou, Ali Asghar
Ytterdal, Trond
Aunet, Snorre
2015 NORDIC CIRCUITS AND SYSTEMS CONFERENCE (NORCAS) - NORCHIP & INTERNATIONAL SYMPOSIUM ON SYSTEM-ON-CHIP (SOC), 2015,
[42] Accurate Alpha Soft Error Rate Evaluation in SRAM Memories
Bota, S. A.
Torrens, G.
de Paul, I.
Alorda, B.
Segura, J. A.
PROCEEDINGS OF THE 2013 IEEE 19TH INTERNATIONAL ON-LINE TESTING SYMPOSIUM (IOLTS), 2013, : 205 - 209
[43] ALPHA-PARTICLE-INDUCED SOFT ERROR RATE MODELING
SAIHALASZ, GA
ISSCC DIGEST OF TECHNICAL PAPERS, 1982, 25 : 20 - 21
[44] Soft Error Rate Comparison of Various Hardened and Non-Hardened Flip-Flops at 28-nm Node
Gaspard, N.
Jagannathan, S.
Diggins, Z. J.
Mahatme, N. N.
Loveless, T. D.
Bhuva, B. L.
Massengill, L. W.
Holman, W. T.
Narasimham, B.
Oates, A.
Marcoux, P.
Tam, N.
Vilchis, M.
Wen, S. -J.
Wong, R.
Xu, Y. Z.
2014 IEEE INTERNATIONAL RELIABILITY PHYSICS SYMPOSIUM, 2014,
[45] Accelerating soft error rate testing through pattern selection
Sanyal, Alodeep
Ganeshpure, Kunal
Kundu, Sandip
13TH IEEE INTERNATIONAL ON-LINE TESTING SYMPOSIUM PROCEEDINGS, 2007, : 191 - 193
[46] Analysis of Neutron-induced Soft Error Rates on 28nm FD-SOI and 22nm FinFET Latches by the PHITS-TCAD Simulation System
Furuta, Jun
Umehara, Shigehiro
Kobayashi, Kazutoshi
2017 INTERNATIONAL CONFERENCE ON SIMULATION OF SEMICONDUCTOR PROCESSES AND DEVICES (SISPAD 2017), 2017, : 185 - 188
[47] A soft error rate analysis (SERA) methodology
Zhang, M
Shanbhag, NR
ICCAD-2004: INTERNATIONAL CONFERENCE ON COMPUTER AIDED DESIGN, IEEE/ACM DIGEST OF TECHNICAL PAPERS, 2004, : 111 - 118
[48] Soft error rate analysis for sequential circuits
Miskov-Zivanov, Natasa
Marculescu, Diana
2007 DESIGN, AUTOMATION & TEST IN EUROPE CONFERENCE & EXHIBITION, VOLS 1-3, 2007, : 1436 - 1441
[49] A 82 mW 28 Gb/s PAM-4 Digital Sequence Decoder with built-in Error correction in 28nm FDSOI
Hossain, Masum
Aurangozeb
Hossain, A. K. M. Delwar
Mohammad, Maruf
2017 IEEE ASIAN SOLID-STATE CIRCUITS CONFERENCE (A-SSCC), 2017, : 85 - 88
[50] A Simulation Study on Soft Error Rate in STT-MRAM
Wakimura, Go
Matuoka, Toshimasa
Kamakura, Yoshinari
2015 IEEE INTERNATIONAL MEETING FOR FUTURE OF ELECTRON DEVICES, KANSAI (IMFEDK), 2015,

← 1 2 3 4 5 →