Fast FPGA placement Algorithm using Quantum Genetic Algorithm with Simulated Annealing

被引:2
|
作者
Guo, Xiao [1 ]
Wang, Teng [1 ]
Chen, Zhihui [1 ]
Wang, Lingli [1 ]
Zhao, Wenqing [1 ]
机构
[1] Fudan Univ, State Key Lab ASIC & Syst, Shanghai 201203, Peoples R China
关键词
FPGA placement; QGASA; path-timing driven; congestion-avoidance;
D O I
10.1109/ASICON.2009.5351309
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
Field-Programmable Gate Array (FPGA) attracts more and more attentions in the digital-design field for its excellent features such as reconfiguration and fast time to market. But the implementation of FPGA is restricted by its hardware framework and the CAD software. This paper proposes Quantum Genetic Algorithm with Simulated Annealing (QGASA) as a hybrid FPGA placement algorithm, which combined the advantage of the fast global search ability of QGA and local adjusting ability of Simulated Annealing (SA) algorithm. The experimental results are compared with the state-of-the-art placement tool Versatile Place and Route (VPR) by running the MCNC benchmark circuits. The results show that the path-timing driven cost of QGASA is similar to VPR, but the overall CPU time is reduced by 70%.
引用
收藏
页码:730 / 733
页数:4
相关论文
共 50 条
  • [1] FPGA placement using genetic algorithm with simulated annealing
    Yang, M
    Almaini, AEA
    Wang, L
    Wang, PJ
    2005 6TH INTERNATIONAL CONFERENCE ON ASIC PROCEEDINGS, BOOKS 1 AND 2, 2005, : 808 - 811
  • [2] FPGA PLACEMENT OPTIMIZATION BY TWO-STEP UNIFIED GENETIC ALGORITHM AND SIMULATED ANNEALING ALGORITHM
    A.E.A. Almaini
    Journal of Electronics(China), 2006, (04) : 632 - 636
  • [3] FPGA PLACEMENT OPTIMIZATION BY TWO-STEP UNIFIED GENETIC ALGORITHM AND SIMULATED ANNEALING ALGORITHM
    A.E.A. Almaini
    JournalofElectronics, 2006, (04) : 632 - 636
  • [4] VLSI placement design based on genetic algorithm and simulated annealing algorithm
    School of Science, Hefei University of Technology, Hefei 230009, China
    Jisuanji Gongcheng, 2006, 24 (260-262):
  • [5] BLOCK PLACEMENT BY IMPROVED SIMULATED ANNEALING BASED ON GENETIC ALGORITHM
    KOAKUTSU, S
    SUGAI, Y
    HIRATA, H
    LECTURE NOTES IN CONTROL AND INFORMATION SCIENCES, 1992, 180 : 648 - 656
  • [6] A quantum genetic simulated annealing algorithm for task scheduling
    Shu, Wanneng
    He, Bingjiao
    ADVANCES IN COMPUTATION AND INTELLIGENCE, PROCEEDINGS, 2007, 4683 : 169 - +
  • [7] A FAST ALGORITHM FOR SIMULATED ANNEALING
    HONG, G
    ZUCKERMANN, M
    HARRIS, R
    GRANT, M
    PHYSICA SCRIPTA, 1991, T38 : 40 - 44
  • [8] A simulated annealing FPGA placement algorithm based on unified critical path delay
    Li, Peng
    Lan, Julong
    Li, Lichun
    Jisuanji Fuzhu Sheji Yu Tuxingxue Xuebao/Journal of Computer-Aided Design and Computer Graphics, 2011, 23 (03): : 521 - 526
  • [9] An adaptive Simulated Annealing Genetic Algorithm for the data Placement Problem in SAAS
    Yuan Bowen
    Wu Shaochun
    2012 INTERNATIONAL CONFERENCE ON INDUSTRIAL CONTROL AND ELECTRONICS ENGINEERING (ICICEE), 2012, : 1037 - 1043
  • [10] FPGA Placement Improvement Using a Genetic Algorithm and the Routing Algorithm as a Cost Function
    Javier Veredas, Francisco
    Carmona, Enrique J.
    2018 21ST EUROMICRO CONFERENCE ON DIGITAL SYSTEM DESIGN (DSD 2018), 2018, : 70 - 76