Study on the degradation of NMOSFETs with ultra-thin gate oxide under channel hot electron stress at high temperature

被引:6
作者
Hu Shi-Gang [1 ]
Hao Yue
Ma Xiao-Hua
Cao Yan-Rong
Chen Chi
Wu Xiao-Feng
机构
[1] Xidian Univ, Sch Microelect, Xian 710071, Peoples R China
基金
中国国家自然科学基金;
关键词
threshold voltage; interface traps; stress induced leakage current; INDUCED LEAKAGE CURRENT; FLASH MEMORY ARRAYS; CARRIER DEGRADATION; DRAIN DISTURB; LDD NMOSFETS; PART II; SILC; MECHANISM; EEPROM; EXPLANATION;
D O I
10.1088/1674-1056/18/12/058
中图分类号
O4 [物理学];
学科分类号
0702 ;
摘要
This paper studies the degradation of device parameters and that of stress induced leakage current (SILC) of thin tunnel gate oxide under channel hot electron (CHE) stress at high temperature by using n-channel metal oxide semiconductor field effect transistors (NMOSFETs) with 1.4-nm gate oxides. The degradation of device parameters under CHE stress exhibits saturating time dependence at high temperature. The emphasis of this paper is on SILC of an ultra-thin-gate-oxide under CHE stress at high temperature. Based on the experimental results, it is found that there is a linear correlation between SILC degradation and V-h degradation in NMOSFETs during CHE stress. A model of the combined effect of oxide trapped negative charges and interface traps is developed to explain the origin of SILC during CHE stress.
引用
收藏
页码:5479 / 5484
页数:6
相关论文
共 29 条
[1]   A unified model for the self-limiting hot-carrier degradation in LDD n-MOSFET's [J].
Ang, DS ;
Ling, CH .
IEEE TRANSACTIONS ON ELECTRON DEVICES, 1998, 45 (01) :149-159
[2]  
[Anonymous], IEEE T ELECT DEV
[3]  
BLAUWE JD, 1998, IEEE T ELECTRON DEV, V45, P1751
[4]  
BLAUWE JD, 1998, IEEE T ELECTRON DEV, V45, P247
[5]  
CHAN VH, 1993, IEDM, P515
[6]   Experimental characterization of statistically independent defects in gate dielectrics - Part II: Experimental results on flash memory arrays [J].
Driussi, F ;
Widdershoven, F ;
Esseni, D ;
Selmi, L ;
van Duuren, MJ .
IEEE TRANSACTIONS ON ELECTRON DEVICES, 2005, 52 (05) :949-954
[7]   Injection efficiency of CHISEL gate currents in short MOS devices: Physical mechanisms, device implications, and sensitivity to technological parameters [J].
Esseni, D ;
Selmi, L ;
Ghetti, A ;
Sangiorgi, E .
IEEE TRANSACTIONS ON ELECTRON DEVICES, 2000, 47 (11) :2194-2200
[8]   On interface and oxide degradation in VLSI MOSFETs - Part I: Deuterium effect in CHE stress regime [J].
Esseni, D ;
Bude, JD ;
Selmi, L .
IEEE TRANSACTIONS ON ELECTRON DEVICES, 2002, 49 (02) :247-253
[9]   Deuterium effect on interface states and SILC generation in CHE stress conditions: A comparative study [J].
Essenio, D ;
Bude, JD ;
Selmi, L .
INTERNATIONAL ELECTRON DEVICES MEETING 2000, TECHNICAL DIGEST, 2000, :339-342
[10]   Stress induced leakage current and bulk oxide trapping: Temperature evolution [J].
Ghidini, G ;
Sebastiani, A ;
Brazzelli, D .
40TH ANNUAL PROCEEDINGS: INTERNATIONAL RELIABILITY PHYSICS SYMPOSIUM, 2002, :415-416