Performance Analysis of 8T FinFET SRAM Bit-Cell for Low-power Applications

被引:0
作者
Birla, Shilpi [1 ]
Shukla, Neeraj K. [2 ]
Singh, Neha [1 ]
Raja, Ram Kumar [2 ]
机构
[1] Manipal Univ Jaipur, Dept Elect & Commun Engn, Jaipur, Rajasthan, India
[2] King Khalid Univ, Elect Engn Dept, Abha, Saudi Arabia
来源
PROCEEDINGS OF THE 2020 5TH INTERNATIONAL CONFERENCE ON COMPUTING, COMMUNICATION AND SECURITY (ICCCS-2020) | 2020年
关键词
SRAM; FinFET; Static Noise Margin; Leakage Power; SUBTHRESHOLD SRAM;
D O I
10.1109/icccs49678.2020.9277237
中图分类号
TP [自动化技术、计算机技术];
学科分类号
0812 ;
摘要
FinFET emerged as one of the popular technologies which are replacing the MOS SRAM because of the similarity in the fabrication process and the most attractive advantage is low leakage and high stability. So, many FinFET structures have been proposed like Shorted Gate FinFET which is almost similar to CMOS devices. In, this paper, we have analyzed 8T FinFET SRAM using SG and LP-IG mode for leakage power and stability issues. The LP-IG mode is used to increase the stability and performance of the circuit. A comparison is made between the shorted gate 8T SRAM and LP mode SRAM for leakage power and SNM. SRAM has been simulated at 20nm PTM technology. It has been found that leakage power has been reduced by 29% and SNM improved by 5 % using LP-IG mode of FinFET at a supply voltage of 0.5V. The supply voltage has been scaled from 1V to 0.5V for low power applications. So, the circuit is simulated for the subthreshold region of operation also.
引用
收藏
页数:4
相关论文
共 14 条
  • [1] Bhattacharya D., 2014, ADV ELECTRON
  • [2] Birla S., 2011, IACSIT J ENG TECHNOL
  • [3] Static noise margin variation for sub-threshold SRAM in 65-nm CMOS
    Calhoun, Benton H.
    Chandrakasan, Anantha P.
    [J]. IEEE JOURNAL OF SOLID-STATE CIRCUITS, 2006, 41 (07) : 1673 - 1679
  • [4] An 8T-SRAM for variability tolerance and low-voltage operation in high-performance caches
    Chang, Leland
    Montoye, Robert K.
    Nakamura, Yutaka
    Batson, Kevin A.
    Eickemeyer, Richard J.
    Dennard, Robert H.
    Haensch, Wilfried
    Jamsek, Damir
    [J]. IEEE JOURNAL OF SOLID-STATE CIRCUITS, 2008, 43 (04) : 956 - 963
  • [5] An ultra-low-power memory with a subthreshold power supply voltage
    Chen, Jinhui
    Clark, Lawrence T.
    Chen, Tai-Hua
    [J]. IEEE JOURNAL OF SOLID-STATE CIRCUITS, 2006, 41 (10) : 2344 - 2353
  • [6] Robust FinFET SRAM design based on dynamic back-gate voltage adjustment
    Ebrahimi, Behzad
    Afzali-Kusha, Ali
    Mahmoodi, Hamid
    [J]. MICROELECTRONICS RELIABILITY, 2014, 54 (11) : 2604 - 2612
  • [7] Tri-Mode Independent Gate FinFET-Based SRAM With Pass-Gate Feedback: Technology-Circuit Co-Design for Enhanced Cell Stability
    Gupta, Sumeet Kumar
    Kulkarni, Jaydeep P.
    Roy, Kaushik
    [J]. IEEE TRANSACTIONS ON ELECTRON DEVICES, 2013, 60 (11) : 3696 - 3704
  • [8] Jha NK, 2011, NANOELECTRONIC CIRCUIT DESIGN, P1, DOI 10.1007/978-1-4419-7609-3
  • [9] Kusha A. A., 2008, P IEEE COMP SOC ANN
  • [10] Roy K., P 8 INT S QUAL EL DE