Packet Logging Mechanism for Adaptive Online Fault Detection on Network-on-Chip

被引:0
|
作者
Loo, Ling Kim [1 ]
Ooi, Chia Yee [3 ]
Liew, V. Y. [4 ]
Hau, Yuan Wen [2 ]
Marsono, M. N. [1 ]
机构
[1] Univ Teknol Malaysia, Fac Elect Engn, Skudai 81310, Johor, Malaysia
[2] Univ Teknol Malaysia, Fac Biosci & Med Engn, Skudai 81310, Johor, Malaysia
[3] Univ Teknol Malaysia Kuala Lumpur, Malaysia Japan Int Inst Technol, Kuala Lumpur 54100, Malaysia
[4] Intel Technol, George Town 11900, Malaysia
来源
2014 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS (ISCAS) | 2014年
关键词
Packet Logging; Fault Tolerance; Network-on-chip; Flow Control; IP TRACEBACK; NOC;
D O I
暂无
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
The shrinking size of transistors and smaller interconnect elements contribute to higher probability of on-chip faults. In order to sustain the functionality of a system in the presence of faults, fault tolerance becomes one of the key feature in Network-on-Chip (NoC) design methodology. Existing end-to-end (E2E) error detection and correction (EDC) performs well at low error rate whereas switch-to-switch (S2S) EDC performs better at high error rate. Nonetheless, choosing between both techniques is required with changing fault occurrence probability. This paper proposes an adaptive online fault detection based on packet logging mechanism. In this proposed mechanism, each router logs transmitted packets and NACK packets as well as monitors its fault level continuously. Then, the router will determine either to use E2E or S2S EDC based on error probability. Based on experimental results, our proposed adaptive method switches between E2E or S2S relative to error probability performs better than only E2E or S2S.
引用
收藏
页码:1760 / 1763
页数:4
相关论文
共 50 条
  • [1] An Online and Real-Time Fault Detection and Localization Mechanism for Network-on-Chip Architectures
    Chrysanthou, Kypros
    Englezakis, Panayiotis
    Prodromou, Andreas
    Panteli, Andreas
    Nicopoulos, Chrysostomos
    Sazeides, Yiannakis
    Dimitrakopoulos, Giorgos
    ACM TRANSACTIONS ON ARCHITECTURE AND CODE OPTIMIZATION, 2016, 13 (02)
  • [2] Adaptive Packet Relocator in Wireless Network-on-Chip (WiNoC)
    Rusli, Mohd Shahrizal
    Lit, Asrani
    Marsono, Muhammad Nadzir
    Palesi, Maurizio
    MODELING, DESIGN AND SIMULATION OF SYSTEMS, ASIASIM 2017, PT II, 2017, 752 : 719 - 735
  • [3] An Unified Online Fault-tolerant Mechanism for FIFO Faults in Network-on-Chip Router
    Xu, Linfu
    Hang, Yanxi
    Guo, Pengfei
    Dai, Qiang
    2016 13TH IEEE INTERNATIONAL CONFERENCE ON SOLID-STATE AND INTEGRATED CIRCUIT TECHNOLOGY (ICSICT), 2016, : 1419 - 1421
  • [4] A lightweight fault-tolerant mechanism for network-on-chip
    Koibuchi, Michihiro
    Matsutani, Hiroki
    Amano, Hideharu
    Pinkston, Timothy Mark
    NOCS 2008: SECOND IEEE INTERNATIONAL SYMPOSIUM ON NETWORKS-ON-CHIP, PROCEEDINGS, 2007, : 13 - +
  • [5] Online Network-on-Chip Switch Fault Detection and Diagnosis Using Functional Switch Faults
    Karimi, Naghmeh
    Alaghi, Armin
    Sedghi, Mahshid
    Navabi, Zainalabedin
    JOURNAL OF UNIVERSAL COMPUTER SCIENCE, 2008, 14 (22) : 3716 - 3736
  • [6] Packet scheduling in proteo network-on-chip
    Tortos, DAS
    Nurmi, J
    Proceedings of the IASTED International Conference on Parallel and Distributed Computing and Networks, 2004, : 116 - 121
  • [7] A Low Latency Fault Tolerant Transmission Mechanism for Network-on-Chip
    Huang, Letian
    Lin, Xinxin
    Wang, Junshi
    Li, Qiang
    2017 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS (ISCAS), 2017,
  • [8] Runtime Packet-Dropping Detection of Faulty Nodes in Network-on-Chip
    Daoud, Luka
    Rafla, Nader
    32ND IEEE INTERNATIONAL SYSTEM ON CHIP CONFERENCE (IEEE SOCC 2019), 2019, : 266 - 271
  • [9] NoCAlert: An On-Line and Real-Time Fault Detection Mechanism for Network-on-Chip Architectures
    Prodromou, Andreas
    Panteli, Andreas
    Nicopoulos, Chrysostomos
    Sazeides, Yiannakis
    2012 IEEE/ACM 45TH INTERNATIONAL SYMPOSIUM ON MICROARCHITECTURE (MICRO-45), 2012, : 60 - 71
  • [10] An Inclusive Fault Model for Network-on-Chip
    He, Yi
    Chen, Gensheng
    PROCEEDINGS OF 2015 IEEE 11TH INTERNATIONAL CONFERENCE ON ASIC (ASICON), 2015,